



L4: Sequential Building Blocks (Flip-flops, Latches and Registers)



Acknowledgements:


Materials in this lecture are courtesy of the following people and used with permission.

- Randy H. Katz (University of California, Berkeley, Department of Electrical Engineering & Computer Science)
- Gaetano Borriello (University of Washington, Department of Computer Science & Engineering, http://www.cs.washington.edu/370)
- -Rabaey, A. Chandrakasan, B. Nikolic. *Digital Integrated Circuits: A Design Perspective*. Prentice Hall, 2003.



Combinational Logic Review






- Combinational logic circuits are memoryless
- No feedback in combinational logic circuits
- Output assumes the function implemented by the logic network, assuming that the switching transients have settled
- Outputs can have multiple logical transitions before settling to the correct value



A Sequential System






- Sequential circuits have memory (i.e., remember the past)
- The current state is "held" in memory and the next state is computed based the current state and the current inputs
- In a synchronous systems, the clock signal orchestrates the sequence of events




A Simple Example



Adding N inputs (N-1 Adders)




Using a sequential (serial) approach







Implementing State: Bi-stability












NOR-based Set-Reset (SR) Flipflop






 Flip-flop refers to a bi-stable element (edge-triggered registers are also called flip-flops) – this circuit is not clocked and outputs change "asynchronously" with the inputs



Making a Clocked Memory Element: Positive D-Latch






- A Positive D-Latch: Passes input D to output Q when CLK is high and holds state when clock is low (i.e., ignores input D)
- A Latch is level-sensitive: invert clock for a negative latch


III Multiplexor Based Positive & Negative Latch




2:1 multiplexor




Positive Latch



Negative Latch







74HC75 (Positive Latch)




Image removed due to copyright restrictions

OPERATING	INPUTS		OUTPUTS	
MODES	LE _{n-n}	nD	nQ	nQ
data enabled	H H	L H	L H	H
data latched	L	Χ	q	q



Building an Edge-Triggered Register






- Master-Slave Register
 - □ Use negative clock phase to latch inputs into first latch
 - □ Use positive clock to change outputs with second latch
- View pair as one basic unit
 - □ master-slave flip-flop twice as much logic



Latches vs. Edge-Triggered Register






Edge triggered device sample inputs on the event edge

Transparent latches sample inputs as long as the clock is asserted

Timing Diagram:




Behavior the same unless input changes while the clock is high



Important Timing Parameters





Clock:

Periodic Event, causes state of memory element to change

memory element can be updated on the: rising edge, falling edge, high level, low level

There is a timing
"window" around the
clocking event
during which the
input must remain
stable and
unchanged in order
to be recognized

Setup Time (T_{su})

Minimum time before the clocking event by which the input must be stable

Hold Time (T_h)

Minimum time after the clocking event during which the input must remain stable

Propagation Delay (T_{cq} for an edge-triggered register and T_{dq} for a latch)

Delay overhead of the memory element

ווון 74HC74 (Positive Edge-Triggered Register) וווון




Images removed due to copyright restrictions



The J-K Flip-Flop






J	K	Q+	Q+
0	0	Q	Q
0	1	0	1
1	0	1	0
1	1	Q	Q

- Eliminate the forbidden state of the SR Flip-flop
- Use output feedback to guarantee that R and S are never both one



J-K Master-Slave Register






Is there a problem with this circuit?

Pulse Based Edge-Triggered J-K Register Pilit








Pulse-Triggered Registers



Ways to design an edge-triggered sequential cell:

Master-Slave Latches

Pulse-Based Register




- Pulse registers are widely used in high-performance microprocessor chips (Sun Microsystems, AMD, Intel, etc.)
- The can have a negative setup time!




D Flip-Flop vs. Toggle Flip-Flop







D	Q_N
0	0
1	1



Т	Q_N
0	Q _{N-1}
1	$\overline{\overline{Q}}_{N-1}$







Realizing Different Types of Memory Elements




Characteristic Equations

D:
$$Q+=D$$

J-K:
$$Q+=J\overline{Q}+\overline{K}Q$$

T:
$$Q+=T\overline{Q}+\overline{T}Q$$

Implementing One FF in Terms of Another



D implemented with J-K

J-K implemented with D



Design Procedure





Excitation Tables: What are the necessary inputs to cause a particular kind of change in state?

Q	Q+			Т	D
0	0	0	X X	0	0
0	1	1	X	1	1
1	0	X	1	1	0
1	1	X	0	0	1

Implementing D FF with a J-K FF:

- 1) Start with K-map of Q+=f(D, Q)
- 2) Create K-maps for J and K with same inputs (D, Q)
- 3) Fill in K-maps with appropriate values for J and K to cause the same state changes as in the original K-map





Q ^D	0	1
0	0	1
1	0	1
!	O ⁺ =	 = D




Design Procedure (cont.)



Implementing J-K FF with a D FF:

- 1) K-Map of Q+ = F(J, K, Q)
- 2,3) Revised K-map using D's excitation table its the same! that is why design procedure with D FF is simple!




Resulting equation is the combinational logic input to D to cause same behavior as J-K FF. Of course it is identical to the characteristic equation for a J-K FF.



System Timing Parameters





Register Timing Parameters

T_{cq} : worst case rising edge clock to q delay

 $T_{cq,\;cd}\text{: contamination or}\\ minimum \; delay \; from\\ clock \; to \; q$

 T_{su} : setup time

T_h: hold time

Logic Timing Parameters


T_{logic}: worst case delay through the combinational logic network

T_{logic,cd}: contamination or minimum delay through logic network



System Timing (I): Minimum Period








System Timing (II): Minimum Delay








Shift-Register



Typical parameters for Positive edge-triggered D Register



all measurements are made from the clocking event that is, the rising edge of the clock

Shift-register

