


# **L5: Simple Sequential Circuits and Verilog**

Courtesy of Rex Min. Used with permission.


# **Ilii Key Points from L4 (Sequential Blocks) Ilii**

#### **Classification:**

- Latch: level sensitive (positive latch passes input to output on high phase, hold value on low phase)
- Register: edge-triggered (positive register samples input on rising edge)
- Flip-Flop: any element that has two stable states. Quite often Flip-flop also used denote an (edge-triggered) register



- Latches are used to build Registers (using the Master-Slave Configuration), but are almost NEVER used by itself in a standard digital design flow.
- Quite often, latches are inserted in the design by mistake (e.g., an error in your Verilog code). Make sure you understand the difference between the two.
- Several types of memory elements (SR, JK, T, D). We will most commonly use the D-Register, though you should understand how the different types are built and their functionality.




### **Register Timing Parameters**

 $T_{cq}$ : worst case rising edge clock to q delay  $T_{cq, cd}$ : contamination or minimum delay from clock to q  $T_{su}$ : setup time  $T_h$ : hold time


### **Logic Timing Parameters**

T<sub>logic</sub> : worst case delay through the combinational logic network T<sub>logic,cd</sub>: contamination or minimum delay through logic network

# **Ilii System Timing (I): Minimum Period**



# System Timing (II): Minimum Delay



L5: 6.111 Spring 2006

### The Sequential always Block

#### Edge-triggered circuits are described using a sequential always block


Introductory Digital Systems Laboratory

#### **Combinational**


<pre>module combinational(a, b, sel,</pre>
input a, b;
input sel;
output out;
reg out;
reg out,
always @ (a or b or sel)
<pre>begin     if (sel) out = a;     else out = b;</pre>
end

endmodule

Mii



#### **Sequential**



## Importance of the Sensitivity List

- The use of posedge and negedge makes an always block sequential (edge-triggered)
- Unlike a combinational always block, the sensitivity list does determine behavior for synthesis!

#### D Flip-flop with synchronous clear

```
module dff_sync_clear(d, clearb,
    clock, q);
    input d, clearb, clock;
    output q;
    reg q;
    always @ (posedge clock)
    begin
    if (!clearb) q <= 1'b0;
    else q <= d;
    end
    endmodule
```

always block entered only at each positive clock edge D Flip-flop with asynchronous clear

```
module dff_async_clear(d, clearb, clock, q);
input d, clearb, clock;
output q;
reg q;
always @ (negedge clearb or posedge clock)
begin
    if (!clearb) q <= 1'b0;
    else q <= d;
end
endmodule
```

always block entered immediately when (active-low) clearb is asserted

Note: The following is incorrect syntax: always @ (clear or negedge clock) If one signal in the sensitivity list uses posedge/negedge, then all signals must.

#### Assign any signal or variable from <u>only one</u> always block, Be wary of race conditions: always blocks execute in parallel

# **IIII Simulation (after Place and Route in Xilinx)**

#### DFF with Synchronous Clear


🖶 wave - default						
File Edit View Insert Format Too	ls Window					
🚅 🖬 🚳 👗 🖻 🛍 🗛 📘	) 🔀 🛬 🛨 🛛 🕅	🖪   Q Q Q 👫   📑	et et et 🕱 i <del>34</del>			
<ul> <li>/tb_dffsync/clock</li> <li>/tb_dffsync/d</li> <li>/tb_dffsync/clearb</li> <li>/tb_dffsync/q</li> <li>St0</li> </ul>				Clear on Clo	ck Edge	
1	000000 ps	100 ns <mark>C-q</mark>	200 ns	300 ns	400 ns	
	258711 ps		2583	711 ps		
20093 ps to 457750 ps						1.

#### DFF with Asynchronous Clear


🖶 wave - default			
File Edit View Insert For	mat To	ols Window	
🚅 🖬 🎒   🐰 🖻 🛍	#4   <u> </u>	k 🕅 '± →「   K 🖳   @, Q, @, 🐩   II   II II II II → 🚿   >+	
<ul> <li>/tb_dffasync/clock</li> <li>/tb_dffasync/d</li> <li>/tb_dffasync/clearb</li> <li>/tb_dffasync/q</li> </ul>	0 1 <mark>1</mark> St1	Clear happens on	
Now	00 ps	100 ns 200 ns failing edge of clearb	u ns
Cursor 1	97 ps		797 ps
•	• •		
19394 ps to 419555 ps			1.

### IIIi Blocking vs. Nonblocking Assignments IIIii

- Verilog supports two types of assignments within always blocks, with subtly different behaviors.
- Blocking assignment: evaluation and assignment are immediate




 Nonblocking assignment: all assignments deferred until all right-hand sides have been evaluated (end of simulation timestep)



Sometimes, as above, both produce the same result. Sometimes, not!

### **Ilii** Assignment Styles for Sequential Logic Ilii




Will nonblocking and blocking assignments both produce the desired result?

```
module nonblocking(in, clk, out);
                                        module blocking(in, clk, out);
  input in, clk;
                                          input in, clk;
  output out;
                                          output out;
  reg q1, q2, out;
                                          reg q1, q2, out;
  always @ (posedge clk)
                                          always @ (posedge clk)
  begin
                                          begin
    q1 <= in;
                                            q1 = in;
    q2 <= q1;
                                            q^2 = q^1;
                                            out = q^2;
    out \leq q_2;
  end
                                          end
endmodule
                                        endmodule
```

### Use Nonblocking for Sequential Logic


```
always @ (posedge clk)
begin
  q1 <= in;
  q2 <= q1;
  out <= q2;
end</pre>
```

"At each rising clock edge, q1, q2, and *out* simultaneously receive the old values of *in*, q1, and q2."



always @ (posedge clk)
begin
 q1 = in;
 q2 = q1;
 out = q2;
end


"At each rising clock edge, q1 = in. After that, q2 = q1 = in. After that, out = q2 = q1 = in. Therefore out = in."



Blocking assignments do not reflect the intrinsic behavior of multi-stage sequential logic

#### Guideline: use nonblocking assignments for sequential always blocks

#### Non-blocking Simulation



#### Blocking Simulation


🖶 wave - default								
File Edit View Insert Form	nat Tools Window							
🗃 🖬 🚳 👗 🖻 🛍 🕯	M   🔓 🔏 💽 🗄		Ð, Q, 🔍 👫		EI E# 🕱	34		
/tb_blocking/in /tb_blocking/q1	0 0 St0 St0 St0 St0							
=Now Cursor 1	1000000 ps 0 ps	100	)ns	200	ns		Dins	400 ns
	<							
40512 ps to 409643 ps								1.

# IIII Use Blocking for Combinational Logic IIII

Blo	cking Behavior	abc xy	:	<pre>module blocking(a,b,c,x,y); input a,b,c;</pre>
	(Given) Initial Condition <i>a</i> changes;	11011 01011	a DT	output x,y; X reg x,y; always @ (a or b or c)
	always block triggered x = a & b;	01001	c	y begin x = a & b; y = x   c;
	y = x   c;	01000		end endmodule
No	nblocking Behavior	abcxy	Deferred	<pre>module nonblocking(a,b,c,x,y);</pre>
	(Given) Initial Condition	11011		input a,b,c; output x,y;
	<i>a</i> changes; always block triggered	01011		reg x,y; always @ (a or b or c)
	x <= a & b;	01011	x<=0	begin x <= a & b;
	y <= x   c;	01011	x<=0, y<=1	y <= x   c; end
	Assignment completion	01001		endmodule

- Nonblocking and blocking assignments will synthesize correctly. Will both styles simulate correctly?
- Nonblocking assignments do not reflect the intrinsic behavior of multi-stage combinational logic
- While nonblocking assignments can be hacked to simulate correctly (expand the sensitivity list), it's not elegant
- Guideline: use blocking assignments for combinational always blocks


# **Illii** The Asynchronous Ripple Counter



llii

# The Ripple Counter in Verilog

#### Single D Register with Asynchronous Clear:



#### **Structural Description of Four-bit Ripple Counter:**

```
module ripple_counter (clk, count, clear);
input clk, clear;
output [3:0] count;
wire [3:0] count, countbar;
dreg_async_reset bit0(.clk(clk), .clear(clear), .d(countbar[0]),
        .q(count[0]), .qbar(countbar[0]));
dreg_async_reset bit1(.clk(countbar[0]), .clear(clear), .d(countbar[1]),
        .q(count[1]), .qbar(countbar[1]));
dreg_async_reset bit2(.clk(countbar[1]), .clear(clear), .d(countbar[2]),
        .q(count[2]), .qbar(countbar[2]));
dreg_async_reset bit3(.clk(countbar[2]), .clear(clear), .d(countbar[3]),
        .q(count[3]), .qbar(countbar[3]));
```

endmodule

Ħ wave - default		
File Edit View Insert Format Too	ols Window	
🗃 🖬 🚳 🛛 🕹 🛍 🛤 📃	x 1 ± ±   ▼ 1 € € € 8 0 x + 1 € 1 € 1 € 3 ×	
/tb_ripple/clock       1         /tb_ripple/clearb       0         /tb_ripple/clearb       0         /tb_ripple/count       0000         /tb_ripple/count       0000         (3)       5t0         (2)       (1)         (1)       5t0         (1)       5t0         (1)       (1)         (1)       5t0         (1)		1010 (1011 1100 (1101 (1110 (1111 10000 (0001 ) 1010 (1011 1100 (1100 (1101 (1110 (1111 10000 (0001 ) 1010 (1011 1100 (1100 (1100 (1100 (1000 (0001 ) 1010 (1010 (1100 (1100 (1100 (1000 (0001 ) 1010 (1100 (1100 (1100 (1100 (1000 (0001 ) 1010 (1100 (1100 (1100 (1100 (1000 (
0 ps to 2001458 ps		
🖶 wave - default		
File Edit View Insert Fo	ormat Tools Window	
🚅 🖬 🎒   👗 🖻 🛍	1 #1   <u>1</u>   <u>1</u>	
/tb_ripple/clock /tb_ripple/clearb		

4

948592 ps to 979866 ps

950 ns

1000 ps 1596 ps

· · · \

Cursor 1

+

955 ns

960 ns

1 1 1


965 ns


970 ns 975 ns

ШТ

# Logic for a Synchronous Counter


- Count (C) will retained by a D Register
- Next value of counter (N) computed by combinational logic





N1 :=  $\overline{C1}$ N2 :=  $C1 \overline{C2} + \overline{C1} \overline{C2}$ :=  $C1 \operatorname{xor} C2$ N3 :=  $C1 C2 \overline{C3} + \overline{C1} C3 + \overline{C2} C3$ :=  $C1 C2 \overline{C3} + (C1 + C2) C3$ 


:= (C1 C2) xor C3



Introductory Digital Systems Laboratory

- Synchronous Load and Clear Inputs
- Positive Edge Triggered FFs
- Parallel Load Data from D, C, B, A
- P, T Enable Inputs: both must be asserted to enable counting
- Ripple Carry Output (RCO): asserted when counter value is 1111 (conditioned by T); used for cascading counters

```
Synchronous CLR and LOAD
If CLRb = 0 then Q <= 0
Else if LOADb=0 then Q <= D
Else if P * T = 1 then Q <= Q + 1
Else Q <= Q
```




74163 Synchronous 4-Bit Upcounter




### Inside the 74163 (Courtesy TI) -Operating Modes






Шiī









### **Simulation**

Ħ wave - default														
File Edit View Insert Format Tools Window														
<mark>☞ 🗑 종   ¾ 🖻 🛍 M   <u>▶</u> ½ 간 · 1   ▼ 💁   ♀, ♀, ♥, 第   目   旦 単 鄧   ≯</mark>														
/counter_tb_counter_v_tf/CLK	1													
/counter_tb_counter_v_tf/CLRbar /counter_tb_counter_v_tf/LDbar	1			6		_								
/counter_tb_counter_v_tf/P	1													
🧕 /counter_tb_counter_v_tf/T	1													
⊕	1111	1000			(1111									
⊕- /counter_tb_counter_v_tf/count	1001	0000 )	0001 (0010 )	( <u>1000) (1001) (</u>	1010 <u>(</u> 1011 )	1100 (1101	(1110 (1	111 <u>X</u> 0000	<u>)(00</u> 01 <b>]</b> (0010 ))	<u>0011 (0100 (0</u>	101 )0110	)0111	1000 (1001	<u> </u>
🌖 /counter_tb_counter_v_tf/RCO	St0													
														-
Now	00 ps		i l i i	500 ns		1 1 1	liii US		1500 ns	1.1.1	1 1 1	ılı 2us	1 1 1	
Cursor 1	100 ps												22	250 ns
4	• •													
24362 ps to 2330952 ps														1

#### Notice the glitch on RCO!




- Any time multiple bits change, the counter output needs time to settle.
- Even though all flip-flops share the same clock, individual bits will change at different times.


□ Clock skew, propagation time variations

- Can cause glitches in combinational logic driven by the counter
- The RCO can also have a glitch.

Care is required of the Ripple Carry Output: It can have glitches: Any of these transition paths are possible!



## **IIII Cascading the 74163: Will this Work?**




- 163 is enabled only if P and T are high
- When first counter reaches Q = 4'b1111, its RCO goes high for one cycle
- When RCO goes high, next counter is enabled (P T = 1)


#### So far, so good...then what's wrong?




#### **Everything is fine up to 8'b11101111:**



#### Problem at 8'b11110000: one of the RCOs is now stuck high for 16 cycles!





- P input takes the master enable
- T input takes the ripple carry

assign RCO = 
$$Q[3] \& Q[2] \& Q[1] \& Q[0] \& T;$$



- Use blocking assignments for combinational always blocks
- Use non-blocking assignments for sequential always blocks
- Synchronous design methodology usually used in digital circuits
  - □ Single global clocks to all sequential elements
  - Sequential elements almost always of edge-triggered flavor (design with latches can be tricky)
- Today we saw simple examples of sequential circuits (counters)