6.012 - Microelectronic Devices and Circuits

Lecture 17 - Linear Amplifier Basics; Biasing - Outline

• Announcements

Announcements - Stellar postings on linear amplifiers Design Problem - Will be coming out next week, mid-week.

• **Review -** Linear equivalent circuits

LECs: the same for npn and pnp; the same for n-MOS and p-MOS; all parameters depend on bias; maintaining a stable bias is critical

Biasing transistors

Current source biasing Transistors as current sources Current mirror current sources and sinks

• The mid-band concept

Dealing with charge stores and coupling capacitors

• Linear amplifiers

Performance metrics: gains (voltage, current, power)

input and output resistances

power dissipation

bandwidth

Multi-stage amplifiers and two-port analysis

The large signal models:



Q_{AB}: Excess carriers on p-side plus excess carriers on n-side plus junction depletion charge.

 q_{BE} : Excess carriers in base plus E-B junction depletion charge q_{BC} : C-B junction depletion charge

 $q_{\rm G}$: Gate charge; a function of $v_{\rm gS},$ $v_{\rm DS},$ and $v_{\rm BS}.$

q_{DB}: D-B junction depletion charge

q_{SB}: S-B junction depletion charge

Reviewing our LECs: Important points made in Lec. 13

We found LECs for BJTs and MOSFETs in both strong inversion and sub-threshold. When $v_{hs} = 0$, they all look very similar:



Most linear circuits are designed to operate at frequencies where the capacitors look like open circuits. We can thus do our designs neglecting them.*

Bias dependences:	BJT	ST MOS	SI MOS	
g_i :	$\frac{qI_C}{\beta_F}kT$	0	0	
g_m :	qI_c/kT	qI_D/nkT	$\sqrt{2KI_D/\alpha}$	ST = sub-threshold
g_o :	λI_{c}	λI_D	λI_D	SI = strong inversion

The LEC elements all depend on the bias levels. Establishing a known, stable bias point is a key part of linear circuit design. We use our large signal models in this design and analysis.

Clif Fonstad, 11/10/09

* Only when we want to determine the maximum frequency to which our designs can usefully operate must we include the capacitors.

LECs: Identifying the incremental parameters in the characteristics



Clif Fonstad, 11/10/09

Linear equivalent circuits for transistors (dynamic): Collecting our results for the MOSFET and BJT biased in FAR



 $C_{gd} = W C_{gd}^*$, where C_{gd}^* is the G-D fringing and overlap capacitance per unit gate length (parasitic)



MOSFETs and BJTs biased for use in linear amplifiers



Getting I_{BIAS}: Making a transistor into a current source/sink^{*}



Clif Fonstad, 11/10/09

* Some people make a distinction between a "sink" and a "source"; you can call them all "sources" if you wish.









Examples of current mirror biased MOSFET circuits:

Final comment on current sources: What do they look like incrementally?

They look like a resistor with conductance g_o

For example, consider an n-MOS sink:



Linear amplifier layouts: The practical ways of putting inputs to, and taking outputs from, transistors to form linear amplifiers

There are 12 choices: three possible nodes to connect to the input, and for each one, two nodes from which to take an output, and two choices of what to do with the remaining node (ground it or connect it to something).

Not all these choices work well, however. In fact only three do:

Name
Common source/emitter
Common gate/base
Common drain/collector
(Source/emitter follower)
Source/emitter degeneration
1 11/10/00



	Input	Output	Grounded	
ter	1	2	3	
;	3	2	1	
tor er)	1	3	2	
ration	1	2	none	

• Three MOSFET single-transistor amplifiers



COMMON SOURCE Input: gate Output: drain Common: source Substrate: to source





COMMON GATE Input: source; Output: drain Common: gate Substrate: to ground





SOURCE FOLLOWER Input: gate Output: source Common: drain Substrate: to source



Mid-band: the frequency range of constant gain and phase



The linear equivalent circuit for the common emitter amplifier stage on the left is drawn below with all of the elements included:



The capacitors are of two types:

Biasing capacitors: they are typically very large (in µF range)

 $(C_0, C_E, etc.)$ they will be effective shorts above some ω_{LO} Device capacitors:they are typically very small (in pF range) $(C_{\pi}, C_{\mu}, etc.)$ they will be effective open circuits below some ω_{HI}

V₊

Load

Mid-band, cont.

At frequencies <u>above</u> some value (≡ ω_{LO}) the biasing capacitors look like shorts:



At frequencies <u>below</u> some value (≡ ω_{HI}) the device capacitors look like open circuits:



Clif Fonstad, 11/10/09

Mid-band, cont.

If $\omega_{LO} < \omega_{HI}$, then there is a range of frequencies where all of the capacitors are either short circuits (the biasing capacitors) or open circuits (the device capacitors), and we have:



We call the frequency range between ω_{LO} and ω_{HI} , the "mid-band" range. For frequencies in this range our model is simply:



Valid for $\omega_{LO} < \omega < \omega_{HI}$, the "mid-band" range, where all bias capacitors are shorts and all device capacitors are open.

Clif Fonstad, 11/10/09

Mid-band, cont: The mid-band range of frequencies

In this range of frequencies the gain is a constant, and the phase shift between the input and output is also constant (either 0° or 180°).



All of the <u>parasitic and intrinsic device capacitances</u> are effectively open circuits

All of the <u>biasing and coupling capacitors</u> are effectively short circuits

Clif Fonstad, 11/10/09 * We will learn how to estimate ω_{HI} and ω_{LO} in Lectures 23/24. Lecture 17 - Slide 18

Linear amplifier basics: performance metrics

The characteristics of linear amplifiers that we use to compare different amplifier designs, and to judge their performance and suitability for a given application are given below:



Clif Fonstad, 11/10/09

Linear amplifier basics: multi-stage structure; two-ports



The typical linear amplifier is comprised of multiple buildingblock stages, often such as the single transistor stages we introduced on Slide 14 (and which will be the topic of Lect. 19):



A useful concept and tool for analyzing, as well as designing, such multi-stage amplifiers is the two-port representation.

Note: More advanced multi-stage amplifiers might include feedback, the coupling of the outputs of some stages to the inputs of preceding stages. This is not shown in this figure.

Lecture 17 - Slide 20

Clif Fonstad, 11/10/09

Linear amplifier basics: two-port representations





⇒ The current mirror voltage reference method can be extended to bias multiple stages, and one reference chain can be used to provide V_{REF} to all the sources and sinks in an amplifier. Clif Fonstad, 11/10/09
Lecture 17 - Slide 22

Linear amplifier basics: Biasing multi-stage amplifiers. cont.



When looking at a complex circuit schematic it is useful to identify the voltage reference chain and the biasing transistors and replace them all by current source symbols. This can reduce the apparent complexity dramatically. Clif Fonstad, 11/10/09 Lecture 17 - Slide 23 6.012 - Microelectronic Devices and Circuits

Lecture 17 - Linear Amplifier Basics; Biasing - Summary

Biasing transistors

Current source biasing: current sources to establish stable bias pts. large signals models are used in this analysis Transistors as current sources: great as long as stay in FAR Current mirror current sources and sinks: it takes one to know one

• Mid-band analysis

Biasing capacitors: short circuits above ω_{LO} **Device capacitors:** open circuits below ω_{HI} **Midband:** $\omega_{LO} < \omega < \omega_{HI}$

• Linear amplifiers

Performance metrics: gains (voltage, current, power)

 $A_{v} = v_{out}/v_{in}, A_{i} = i_{out}/i_{in}, A_{power} = v_{out}i_{out}/v_{in}i_{in}$ input and output resistances $r_{in} = v_{in}/i_{in}, r_{out} = v_{test}/i_{test} \text{ with } v_{in} = 0$ dc power dissipation: $(V_{+} - V_{-})(\Sigma I_{BIAS}'s)$ bandwidth (We'll save bandwidth for later - Lecs. 23/24) Multi-stage amplifiers: two port models and analysis current mirror biasing of multiple stages

Clif Fonstad, 11/10/09

6.012 Microelectronic Devices and Circuits Fall 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.