## Lab 3 Revisited

## - Zener diodes




## Lab 3 Revisited

- Voltage regulators
- 555 timers


$$
\sum_{v_{s}}^{v_{s}=5 \mathrm{~V}} \quad V_{c}=V_{s}\left(1-e^{-\frac{t}{R C}}\right)
$$



## Closet Light Timer



## Digital Circuits

- Real world analog signals have noise - unavoidable.
- Digital circuits offers better noise immunity.
- Use voltage to represent "0" and "1"
- Avoid forbidden voltage zone.
- Make standards tighter for output than for inputs.
- Data (HCMOS family): 0 (low), 1 (high)
- Input voltage low: 0.0-0.7v
- Input voltage high: >2.0V
- Output low: <0.4v
- Output high: $>3.98 v$


## Digital Circuits

HCMOS 1 (high)

- Output high: >3.98v
- Input voltage high: >2.0V

HCMOS 0 (low)

- Output low: <0.4v
- Input voltage
low: $0.0-0.7 v$



## Power Requirements

- The following power supplies are common for analog and digital circuits:

+5 v for digital circuits,<br>+15 v , -15 v for analog,<br>$-5 v,+12 v,-12 v$ also used<br>+3.3

- Other voltages generally derived.



## Boolean Algebra

$$
A B=A \& B
$$

$\mathrm{A}=$ Inverse of A

$$
\overline{\mathrm{A} B}=\text { Inverse of }[\mathrm{A} \& B]
$$

DeMorgan's Law

$$
\begin{aligned}
& \overline{\mathrm{AB}}=\overline{\mathrm{A}}+\overline{\mathrm{B}} \\
& \overline{\mathrm{~A}+\mathrm{B}}=\overline{\mathrm{A}} \& \overline{\mathrm{~B}}
\end{aligned}
$$

## Digital System Implementation

- Start with AND, OR, NOR, NAND gates and add more complex building blocks: registers, counters, shift registers, multiplexers. Wire up design. High manufacturing cost, low fix costs. Examples 74LS, 74HC series IC
- For volume production, move to PALs, FPGAs, ASICs. Low manufacturing cost, high fix costs.


## Basic Gates

## Gate

NAND
 Symbol


| $X$ | $Y$ | $Z$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |


| X | Y | Z |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |


| $X$ | $Y$ | $Z$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |


| $X$ | $Y$ | $Z$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 | Introductory Digital Systems Laboratory



OR


## 74LS00 NAND Gate

Dual-In-Line Package


This device contains four independent gates each of which performs the logic NAND function.

Figure by MIT OpenCourseWare, adapted from the National Semiconductor 54LS00 datasheet.

## 74LS02 NOR Gate

Dual-In-Line Package


This device contains four independent gates each of which performs the logic NOR function.

Figure by MIT OpenCourseWare, adapted from the National Semiconductor 54LS02 datasheet.

## 74LS08 AND Gate

Dual-In-Line Package


This device contains four independent gates each of which performs the logic AND function.

Figure by MIT OpenCourseWare, adapted from the National Semiconductor 54LS08 datasheet.

## 74LS151 8-1 Multiplexer

Dual-in-line Package


| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Select |  |  | Strobe S |  |  |
| C | B | A |  | Y | W |
| X | X | X | H | L | H |
| L | L | L | L | D0 | $\overline{\mathrm{DO}}$ |
| L | L | H | L | D1 | $\overline{\mathrm{D} 1}$ |
| L | H | L | L | D2 | $\overline{\mathrm{D} 2}$ |
| L | H | H | L | D3 | D3 |
| H | L | L | L | D4 | $\overline{\text { D4 }}$ |
| H | L | H | L | D5 | $\overline{\mathrm{D} 5}$ |
| H | H | L | L | D6 | $\overline{\text { D6 }}$ |
| H | H | H | L | D7 | $\overline{\text { D7 }}$ |

H = High Level, L = Low Level, X = Don't Care D0, D1_D7 = Level of the Respective D Input

Figures by MIT OpenCourseWare.

## Building Logic

- From basic gates, we can build other functions: Exclusive OR Gate
X



## 74LS86 Exclusive OR



## 74LS74 D Flip Flop

## Note both Q and Qbar



| Inputs |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PR | CLR | CLK | D | Q | $\overline{\mathbf{Q}}$ |  |
| L | $H$ | $X$ | X | $H$ | L |  |
| H | L | X | X | L | $H$ |  |
| L | L | X | X | $H^{*}$ | $H^{*}$ |  |
| $H$ | $H$ | $\uparrow$ | $H$ | $H$ | L |  |
| $H$ | $H$ | $\uparrow$ | L | L | $H$ |  |
| $H$ | $H$ | L | X | $\mathrm{C}_{0}$ | $\mathbf{Q}_{0}$ |  |

$\mathrm{H}=$ Highn Logic Level
X = Eifher Low or High Logic Level
L = Low Logic Levei
$\uparrow=$ Posifve-going Transition

*     - This confliguration is norstskle; that is, It will not persist when either the preset and/or clear inputs meturn to their nacive (righ) levei.
Reprinted with permission of National Semiconductor Corporation.



## Counters

- Ripple carry
- Previous stage used to clock next bit;
$\mathrm{B}_{1} \mathrm{~B}_{0}$
00
01
10
11
CLK

- Synchronous
- Same clock used for each bit


Power connections not shown

## Building a Synchronous Counter

- All bits clock on the same clock signal.
- Next count based on current count.

Power connections not shown

$B_{0}$


## Shift Register



Converts serial data to parallel data or parallel data to serial data.

## 74LS175 4 Bit Shift Register

74LS175


Clock and Clear are common for all FF. The D FF will store the state of their individual D inputs on the LOW to HIGH Clock transition, causing the individual Q and $\bar{Q}$ to follow.

A LOW input on the $\overline{\text { Clear }}$ will force all Q outputs LOW and $\bar{Q}$ outputs HIGH independent of Clock or Data inputs.

## Binary Numbers

- MSB - Most Significant Bit
- LSB - Least Significant Bit
- Let's build an adder:
$A+B=S$ where
$A, B, S$ are $m$ bits wide:

| Dec | Binary | Hex | Dec | Binary | Hex |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0000 | 0 | 8 | 1000 | 8 |
| 1 | 0001 | 1 | 9 | 1001 | 9 |
| 2 | 0010 | 2 | 10 | 1010 | A |
| 3 | 0011 | 3 | 11 | 1011 | B |
| 4 | 0100 | 4 | 12 | 1100 | C |
| 5 | 0101 | 5 | 13 | 1101 | D |
| 6 | 0110 | 6 | 14 | 1110 | E |
| 7 | 0111 | 7 | 15 | 1111 | F |

A: $A_{m} A_{m-1 ~ \ldots} A_{1} A_{0}$

## Binary Adder - $\mathrm{m}^{\text {th }}$ bit

| $\mathbf{C}_{\text {in }}$ | $\mathbf{A}$ | $\mathbf{B}$ | Sum | $\mathbf{C}_{\text {out }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |



Sum $=$
$\mathrm{C}_{\text {out }}=$

## Signed Numbers - Twos Complement

- Positive Number: MSB=0
- Negative Number: MSB=1
- 4 Bit example
- Simple addition \& subtraction
- Most common notation

| MSB |  |  | LSB | Decimal |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 1 | 1 | 3 |
| 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 1 | 0 | 6 |
| 0 | 1 | 1 | 1 | 7 |
| 1 | 0 | 0 | 0 | -8 |
| 1 | 0 | 0 | 1 | -7 |
| 1 | 0 | 1 | 0 | -6 |
| 1 | 0 | 1 | 1 | -5 |
| 1 | 1 | 0 | 0 | -4 |
| 1 | 1 | 0 | 1 | -3 |
| 1 | 1 | 1 | 0 | -2 |
| 1 | 1 | 1 | 1 | -1 |

## Propagation Delays

- All digital logic have propagation delay
- Typical discrete logic gate propagation delay $\sim 10$ ns



## Lab Exercise Ring Oscillator



## Lab Exercise 4 Bit Counter - Logic Analyzer



## Lab Exercise Ramp Generator



## RAMP Generator Output



## R-2R Theory

- For linear circuits, superposition applies. Calculate contribute of bit n by setting all other inputs to zero.
- Equivalent resistance looking left or right is R ohms!
- Use Thevenin
 equivalent to show division by $2^{n}$


## DA Summary

- Output from digital to analog conversion are discrete levels.
- More bits means better resolution.
- An example of DA conversion
- Current audio CD's have 16 bit resolution or 65,536 possible output levels
- New DVD audio samples at 192 khz with 24 bit resolution or $2^{24}=16,777,216$


## Analog to Digital Conversion (ADC)

- Successive approximate conversion steps
- Scale the input to 0-3 volts (example)
- Sample and hold the input
- Internally generate and star case ramp and compare
- Flash Compare
- Compare voltage to one of $2^{n}$ possible voltage levels. 8 bit ADC would have 255 comparators.
- Note that by definition, ADC have quantizing errors (number of bits resolution)


## Successive Approximation AD



Serial conversion takes a time equal to $N\left(t_{D / A}+t_{\text {comp }}\right)$

## AD7871

## LC²MOS Complete 14-Bit, Sampling ADCs AD7871/AD7872

FEATURES
Complete Monolithic 14-Bit ADC
2s Complement Coding
Parallel, Byte and Serial Digital Interface
80 dB SNR at 10 kHz Input Frequency
57 ns Data Access Time
Low Power- 50 mW typ
83 kSPS Throughput Rate
16-Lead SOIC (AD7872)
APPLICATIONS
Digital Signal Processing
High Speed Modems
Speech Recognition and Synthesis
Spectrum Analysis
DSP Servo Control

FUNCTIONAL BLOCK DIAGRAMS


Courtesy of Analog Devices. Used with permission.

## Switch Bounce

- All mechanical switches have "switch bounce"




## Debounce Circuit



## Requires SPDT switch

## Lab 4

- Use last three aisles on the left at the end of the 6.111 lab
- Pick up IC's and tools from LA's.
- Return IC's and tools to LA's at the end of the lab


## Lab 5

- Design, build and keep the electronics for a digital lock.
- Unlock key based on sequence of 0, 1 .


