6.172 Performance Engineering of Software Systems





SPEED

PER ORDER OF 6.172

LECTURE 4 Assembly Language and Computer Architecture Charles E. Leiserson

© 2008–2018 by the MIT 6.172 Lecturers

Source Code to Execution



The Four Stages of Compilation



^{© 2008–2018} by the MIT 6.172 Lecturers

Source Code to Assembly Code

Source code fib.c

int64_t fib(int64_t n) {
 if (n < 2) return n;
 return (fib(n-1) + fib(n-2));</pre>

\$ clang -03 fib.c -S

Assembly language provides a convenient symbolic representation of machine code.

Assembly code fib.s

	2.1.2	C 11
	.globl	_fib
	.p2align	4, 0x90
_fib:	## @fib	
	pushq	%rbp
and the second	movq	%rsp, %rbp
1.2.161.00	pushq	%r14
	pushq	%rbx
	movq	%rdi, %rbx
1000	cmpq	\$2, %rbx
•	jge	LBB0_1
	movq	%rbx, %rax
	jmp	LBB0_3
LBB0_1:		
	leaq	-1(%rbx), %rdi
	callq	fib
	movq	
	addq	\$-2, %rbx
	movq	%rbx, %rdi
	callq	fib
	addq	%r14, %rax
LBB0_3:		
	рорд	%rbx
	popq	%r14
	рорд	%rbp
	retq	
	recy	

See http://sourceware.org/binutils/docs/as/index.html.

Assembly Code to Executable

Assembly code fib.s

Machine code



You can edit fib.s and assemble with clang.

Disassembling

Binary executable fib with debug symbols (i.e., compiled with -g):

\$ objdump -S fib

Source, machine, & assembly



Why Assembly?

Why bother looking at the assembly of your program?

- The assembly reveals what the compiler did and did not do.
- Bugs can arise at a low level. For example, a bug in the code might only have an effect when compiling at -03. Furthermore, sometimes the compiler is the source of the bug!
- You can modify the assembly by hand, when all else fails.
- Reverse engineering: You can decipher what a program does when you only have access to its binary.

Expectations of Students

Assembly is complicated, and you needn't memorize the manual. Here's what we expect of you:

- Understand how a compiler implements C linguistic constructs using x86 instructions. (Lecture 5.)
- Demonstrate a proficiency in reading x86 assembly language (with the aid of an architecture manual).
- Understand the high-level performance implications of common assembly patterns.
- Be able to make simple modifications to the x86 assembly language generated by a compiler.
- Use compiler intrinsic functions to use assembly instructions not directly available in C.
- Know how to go about writing your own assembly code from scratch if the situation demands it.

Outline

- x86-64 ISA PRIMER
- FLOATING-POINT AND VECTOR HARDWARE
- Overview of Computer Architecture

x86-64 ISA PRIMER

© 2008-2018 by the MIT 6.172 Lecturers

SPEED

LIMIT

 $\mathbf{C}\mathbf{C}$

PER ORDER OF 6.172

The Instruction Set Architecture

The instruction set Example architecture (ISA) %rdi, %rbx movq \$2, %rbx cmpq specifies the Instruction jge LBB0 syntax and %rax mova %rbx semantics of Register LBB0 3 jmp LBB0 1: assembly. -1(%rbx), %rdi leag Indirect memory Registers callq _fib address %rax, %r14 movq Instructions addq > \$-2, %rbx Immediate value Data types movq %rbx, %rdi callq fib Memory addressing addq %r14, %rax modes

x86-64 Registers

Number	Width (bits)	Name(s)	Purpose
16	64	(many)	General-purpose registers
6	16	%ss,%[c-g]s	Segment registers
1	64	RFLAGS	Flags register
1	64	%rip	Instruction pointer register
7	64	%cr[0-4,8], %xcr0	Control registers
8	64	%mm[0-7]	MMX registers
1	32	mxcsr	SSE2 control register
16	128	%xmm[0-15]	XMM registers (for SSE)
10	256	%ymm[0-15]	YMM registers (for AVX)
8	80	%st([0-7])	x87 FPU data registers
1	16	x87 CW	x87 FPU control register
1	16	x87 SW	x87 FPU status register
1	48		x87 FPU instruction pointer register
1	48		x87 FPU data operand pointer
			register
1	16		x87 FPU tag register
ا م ۲ رائع – ۲ رائع – ۲	11	/ / Lacturars	x87 FPU opcode register

Common x86–64 Registers

Number	Width (bits)	Name(s)	Purpose
16	64	(many)	General-purpose registers
6	16	%ss,%[c-g]s	Segment registers
1	64	RFLAGS	Flags register
1	64	%rip	Instruction pointer register
7	64	%cr[0-4,8], %xcr0	Control registers
8	64	%mm[0-7]	MMX registers
1	32	mxcsr	SSE2 control register
16	128	%xmm[0-15]	XMM registers (for SSE)
10	256	%ymm[0-15]	YMM registers (for AVX)
8	80	%st([0-7])	x87 FPU data registers
1	16	x87 CW	x87 FPU control register
1	16	x87 SW	x87 FPU status register
1	48		x87 FPU instruction pointer register
1	48		x87 FPU data operand pointer
			register
1	16		x87 FPU tag register
ן פרט-2008 פוע 2018 פו	11		x87 FPU opcode register

x86-64 Register Aliasing

The x86–64 general-purpose registers are aliased: each has multiple names, which refer to overlapping bytes in the register.

General-purpose register layout

%rax							
%eax							
						%	ax
						%ah	%al
Byte 7	Byte 6	Byte 5	Byte 4	Byte 3	Byte 2	Byte 1	Byte 0

Only %rax, %rbx, %rcx, and %rdx have a separate register name for this byte.

x86-64 General-Purpose Registers

64-bit name	32-bit name	16-bit name	8-bit name(s)
%rax	%eax	%ax	%ah, %al
	%ecx	%сх	%ch, %cl
	%esi	%si	%sil
	%ebp	%bp	%bpl
	%r8d	%r8w	%r8b
		• /	1
	%r10d	%r10w	%r10b
		0 /	
	%r12d	%r12w	%r12b
	0/ 4 4 1	0/ -	0/ 4 4
	%r14d	%r14w	%r14b

x86-64 Instruction Format

Format: (opcode) (operand_list)

- (opcode) is a short mnemonic identifying the type of instruction.
- <operand_list> is 0, 1, 2, or (rarely) 3 operands, separated by commas.
- Typically, all operands are sources, and one operand might also be the destination.



AT&T versus Intel Syntax

What does "<op> A, B" mean?

AT&T Syntax $B \leftarrow B < op > A$	Intel Syntax $A \leftarrow A < op > B$	
movl \$1, %eax	mov eax, 1	
addl (%ebx,%ecx,0x2), %eax	add eax, [ebx+ecx*2h]	
subq 0x20(%rbx), %rax	sub rax, [rbx+20h]	

Generated or used by clang, objdump, perf, 6.172 lectures.

Used by Intel documentation.

Common x86-64 Opcodes

Тур	e of operation	Examples
Data movement	Move	mov
	Sign or zero extension	movs, movz
Arithmetic and logic	Integer arithmetic	add, sub, mul, imul, div, idiv, lea, sal, sar, shl, shr, rol, ror, inc, dec, neg
	Boolean logic	test, cmp
	Conditional jumps	j <condition></condition>

Note: The subtraction operation "subq %rax, %rbx" computes %rbx = %rbx - %rax.

Opcode Suffixes

Opcodes might be augmented with a suffix that describes the data type of the operation or a condition code.

- An opcode for data movement, arithmetic, or logic uses a single-character suffix to indicate the data type.
- If the suffix is missing, it can usually be inferred from the sizes of the operand registers.



x86-64 Data Types

C declaration	C constant	x86–64 size (bytes)	Assembly suffix	x86-64 data type
char	'C'	1	b	Byte
short	172	2	W	Word
int	172	4	l or d	Double word
unsigned int	1720	4	l or d	Double word
long	172L	8	q	Quad word
unsigned long	172UL	8	q	Quad word
char *	"6.172"	8	q	Quad word
float	6.172F	4	S	Single precision
double	6.172	8	d	Double precision
long double	6.172L	16(10)	t	Extended precision

Opcode Suffixes for Extension

Sign-extension or zero-extension opcodes use two data-type suffixes.

Examples:



Careful! Results of 32-bit operations are implicitly zero-extended to 64-bit values, unlike the results of 8- and 16-bit operations.

© 2008-2018 by the MIT 6.172 Lecturers

Conditional Operations

Conditional jumps and conditional moves use a one- or two-character suffix to indicate the condition code.



RFLAGS Register

Bit(s)	Abbreviation	Description	Arithmetic and logic
0	CF	Carry	
1		Reserved	operations update
2	PF	Parity	status flags in the
3		Reserved	RFLAGS register.
4	AF	Adjust	
5		Reserved	Decrement %rbx, and
6	ZF	Zero	set ZF if the result is 0.
7	SF	Sign	
8	TF	Trap	Example:
9	IF	Interrupt enable	decg %rbx
10	DF	Direction	ine .LBB7 1
11	OF	Overflow	
12-63		<i>System flags or reserved</i>	Jump to label .LBB7_1 if ZF is not set.

© 2008–2018 by the MIT 6.172 Lecturers

RFLAGS Register

Bit(s)	Abbreviation	Description	The last ALU operation	
0	CF	Carry	generated a carry or	
1		Reserved	borrow out of the	
2	PF	Parity	most-significant bit.	
3		Reserved	most significant biti	
4	AF	Adjust	The result of the last	
5		Reserved	ALU operation was 0 .	
6	ZF	Zero		
7	SF	Sign	The last ALU operation	
8	TF	Trap	produced a value	
9	IF	Interrupt enable	whose sign bit was set.	
10	DF	Direction		
11	OF	Overflow	The last ALU operation	
12-63		System flags or reserved	resulted in arithmetic overflow.	

Condition Codes

Condition code	Translation	RFLAGS status flags checked
a	if above	CF = 0 and $ZF = 0$
ae	if above or equal	CF = 0
С	on carry	CF = 1
е	if equal	ZF = 1
ge	if greater or equal	SF = OF
ne	if not equal	ZF = 0
0	on overflow	OF = 1
Z	if zero	ZF = 1

Question: Why do the condition codes e and ne check the zero flag? Answer: Hardware typically compares integer operands using subtraction.

x86-64 Direct Addressing Modes

The operands of an instruction specify values using a variety of addressing modes.

- At most one operand may specify a memory address.
- Direct addressing modes
- Immediate: Use the specified value.
- Register: Use the value in the specified register.
- Direct memory: Use the value at the specified memory address.

x86-64 Indirect Addressing Modes

The x86-64 ISA also supports indirect addressing: specifying a memory address by some computation.

- Register indirect: The address is stored in the specified register.
- Register indexed: The address is a constant offset of the value in the specified register.
- Instruction-pointer relative: The address is indexed relative to %rip.

© 2008–2018 by the MIT 6.172 Lecturers

movq (%rax), %rdi



Base Indexed Scale Displacement

The most general form of indirect addressing supported by x86–64 is the base indexed scale displacement mode.



This mode refers to the address Base + Index*Scale + Displacement. If unspecified, Index and Displacement default to 0, and Scale defaults to 1.

Jump Instructions

The x86-64 jump instructions, jmp and j(condition), take a label as their operand, which identifies a location in the code.

Example from fib.s



Example from objdump fib

- Labels can be symbols, exact addresses, or relative addresses.
- An indirect jump takes as its operand an indirect address.

Example: *%eax mp

Assembly Idiom 1

The XOR opcode, "xor A, B," computes the bitwise XOR of A and B.

Question: What does the following assembly do?

xor %rax, %rax

Answer: Zeros the register.

Assembly Idiom 2

The test opcode, "test A, B," computes the bitwise AND of A and B and discard the result, preserving the RFLAGS register.

Status flags in RFLAGS

Bit	Abbreviation	Description
0	CF	Carry
2	PF	Parity
4	AF	Adjust
6	ZF	Zero
7	SF	Sign
11	OF	Overflow

Question: What does the test instruction test for in the following assembly snippets?

test %rcx, %rcx
je 400c0a <mm+0xda>

test %rax, %rax cmovne %rax, %r8

Answer: Checks to see whether the register is 0.

Assembly Idiom 3

The x86-64 ISA includes several no-op (no operation) instructions, including "nop," "nop A," (no-op with an argument), and "data16."

Question: What does this line of assembly do?

data16 data16 data16 nopw %cs:0x0(%rax,%rax,1)

Answer: Nothing!

Question: Why would the compiler generate assembly with these idioms? Answer: Mainly, to optimize instruction memory (e.g., code size, alignment).

FLOATING-POINT AND VECTOR HARDWARE

© 2008–2018 by the MIT 6.172 Lecturers

SPEED

LIMIT

PER ORDER OF 6.172

Floating-Point Instruction Sets

Modern x86-64 architectures support scalar (i.e., non-vector) floating-point arithmetic via a couple of different instruction sets.

- The SSE and AVX instructions support singleprecision and double-precision scalar floating-point arithmetic, i.e., "float" and "double."
- The x87 instructions support single-, double-, and extended-precision scalar floating-point arithmetic, i.e., "float," "double," and "long double."

The SSE and AVX instruction sets also include vector instructions.

SSE for Scalar Floating-Point

Compilers prefer to use the SSE instructions over the x87 instructions because SSE instructions are simpler to compile for and to optimize.

- SSE opcodes on floating-point values are similar to x86_64 opcodes.
- SSE operands use XMM registers and floating-point types.

Example



Data type is a doubleprecision floating-point value (i.e., a double).

SSE Opcode Suffixes

SSE instructions use two-letter suffixes to encode the data type.

Assembly suffix	Data type
SS	One single-precision floating-point value (float)
sd	One double-precision floating-point value (double)
ps	Vector of single-precision floating-point values
pd	Vector of double-precision floating-point values
 Mnemonic The first letter distinguishes single or packed (i.e., vector). The second letter distinguishes single-precision or double-precision. 	
Vector Hardware

Modern microprocessors often incorporate vector hardware to process data in a singleinstruction stream, multiple-data stream (SIMD) fashion.



Vector Unit



Vector Unit



All vector lanes operate in lock-step and use the same instruction and control signals.

Vector Instructions

Vector instructions generally operate in an elementwise fashion:

- The ith element of one vector register can only take part in operations with the ith element of other vector registers.
- All lanes perform exactly the same operation on their respective elements of the vector.
- Depending on the architecture, vector memory operands might need to be aligned, meaning their address must be a multiple of the vector width.
- Some architectures support cross-lane operations, such as inserting or extracting subsets of vector elements, permuting (a.k.a., shuffling) the vector, scatter, or gather.

Vector–Instruction Sets

Modern x86-64 architectures support multiple vector-instruction sets.

- Modern SSE instruction sets support vector operations on integer, single-precision, and doubleprecision floating-point values.
- The AVX instructions support vector operations on single-precision, and double-precision floatingpoint values.
- The AVX2 instructions add integer-vector operations to the AVX instruction set.
- The AVX-512 (AVX3) instructions increase the register length to 512 bits and provide new vector operations, including popcount. (Not available on Haswell.)

SSE Versus AVX and AVX2

The AVX and AVX2 instruction sets extend the SSE instruction set in several ways.

- The SSE instructions use 128-bit XMM vector registers and operate on at most 2 operands at a time.
- The AVX instructions can alternatively use 256-bit YMM vector registers and can operate on 3 operands at a time: two source operands, and one distinct destination operand.

Example AVX instruction operand vaddpd %ymm0, %ymm1, %ymm2

SSE and AVX Vector Opcodes

Many of the SSE and AVX opcodes are similar to traditional x86–64 opcodes, with minor differences.

Example: Opcodes to add 64-bit values



Vector-Register Aliasing

Like the general-purpose registers, the XMM and YMM vector registers are aliased.

XMM/YMM vector-register layout

%ymm0			
	%×mm0		
High 128 bits	Low 128 bits		



PER ORDER OF 6.172

OVERVIEW OF COMPUTER ARCHITECTURE

© 2008–2018 by the MIT 6.172 Lecturers

A Simple 5-Stage Processor



© 2008–2018 by the MIT 6.172 Lecturers

Block Diagram of 5-Stage Processor



Each instruction is executed through 5 stages:

- 1. Instruction fetch (IF): Read instruction from memory.
- 2. Instruction decode (ID): Determine which units to use to execute the instruction, and extract the register arguments.
- 3. Execute (EX): Perform ALU operations.
- 4. Memory (MA): Read/write data memory.
- 5. Write back (WB): Store result into registers.

Intel Haswell Microarchitecture



© 2008–2018 by the MIT 6.172 Lecturers

© <u>David Kanter/RealWorldTech</u>. All rights reserved. This content is excluded from our Creative Commons license. For more information, see https://ocw.mit.edu/help/fag-fair-use/

Bridging the Gap

This lecture bridges the gap between the simple 5-stage processor and a modern processor core by examining several design features:

- Vector hardware
- Superscalar processing
- Out-of-order execution
- Branch prediction

Architectural Improvements

Historically, computer architects have aimed to improve processor performance by two means:

- Exploit parallelism by executing multiple instructions simultaneously.
 - Examples: instruction-level parallelism (ILP), vectorization, multicore.
- Exploit locality to minimize data movement.

• Example: caching.

This lecture: ILP and vectorization

Pipelined Instruction Execution

Processor hardware exploits instruction-level parallelism by finding opportunities to execute multiple instructions simultaneously in different pipeline stages. Each pipeline stage Ideal pipelined timing is executing a Instr. # Cy different instruction. 1 2 3 4 5 **WB** IF ID FX MA i+1 MA WB IF ID FX MA i+2IF ID FX WB i+3IF ID EX MA WR i+4 IF ID EX MA WB

Pipelining improves processor throughput.

Pipelined Execution in Practice

In practice, various issues can prevent an instruction from executing during its designated cycle, causing the processor pipeline to stall.



Sources of Pipeline Stalls

Three types of hazards may prevent an instruction from executing during its designated clock cycle.

- Structural hazard: Two instructions attempt to use the same functional unit at the same time.
- Data hazard: An instruction depends on the result of a prior instruction in the pipeline.
- Control hazard: Fetching and decoding the next instruction to execute is delayed by a decision about control flow (i.e., a conditional jump).

Sources of Data Hazards

An instruction i can create a data hazard with a later instruction j due to a dependence between i and j.

- True dependence (RAW): Instruction i writes a location that instruction j reads.
- Anti-dependence (WAR): Instruction i reads a location that instruction j writes.
- Output-dependence (WAW): Both instructions i and j write to the same location.







Complex Operations

Some arithmetic operations are complex to implement in hardware and have long latencies.

Operations	Example x86-64 opcodes	Latency (cycles)
Most integer arithmetic, logic, shift	add, sub, and, or, xor, sar, sal, lea…	1
Integer multiply	mul, imul	3
Integer division	div, idiv	variable
Floating-point add	addss, addsd	3
Floating-point multiply	mulss, mulsd	5
Floating-point divide	divss, divsd	variable
Floating-point fma	vfmass, vfmasd	5

How can hardware accommodate these complex operations?

© 2008–2018 by the MIT 6.172 Lecturers

Complex Pipelining

Idea: Use separate functional units for complex operations, such as floating-point arithmetic.



^{© 2008–2018} by the MIT 6.172 Lecturers

Intel Haswell Functional Units

Haswell uses a suite of integer, vector, and floating-point functional units, distributed among 8 different ports.



© 2008–2018 by the MIT 6.172 Lecturers

© <u>David Kanter/RealWorldTech</u>. All rights reserved. This content is excluded from our Creative Commons license. For more information, see <u>https://ocw.mit.edu/help/faq-fair-use/</u>

From Complex to Superscalar

Given these additional functional units, how can the processor further exploit ILP?



Intel Haswell Fetch and Decode

Haswell break up x86-64 instructions into simpler operations, called micro-ops.

- The fetch and decode I stages can emit 4 micro-ops per cycle tc the rest of the pipeline.
- The fetch and decode stages implement optimizations on micro-op processing, including special cases for common patterns,





Bridging the Gap

- Vector hardware
- Superscalar processing
- Out-of-order execution
- Branch prediction

Block Diagram of a Superscalar Pipeline

The issue stage in the pipeline manages the functional units and handles scheduling of instructions.



Bypassing

Bypassing allows an instruction to read its arguments before they've been stored in a GPR.

2

ID

IF

Without bypassing

Example



With bypassing

1

IF

Instr. #

1

2



© 2008–2018 by the MIT 6.172 Lecturers

Data Dependencies: Example

What else can the hardware do to exploit ILP? Let's consider a larger code example with more data dependencies.



Example: In-Order Issue

Instruction	# Instruction	Latency
stream	1 movsd (%rax), %xmm0	2
If the hardware must	2 movsd (%rbx), %xmm2	5
issue all instructions in	3 mulsd %xmm0, %xmm2	3
	4 addsd %xmm0, %xmm1	1
order, how long does	5 addsd %xmm1, %xmm1	1
execution take?	6 mulsd %xmm1, %xmm0	3

Instruction timing for use of functional units



Data-Flow Graphs

We can model the data dependencies between instructions as a data-flow graph.



In-Order Issue, Revisited



Example: Out-of-Order Execution

Instruction# InstructionIdea: Let thestream1 movhardware issue an2 movinstruction as soon as3 mulits data dependencies4 addare satisfied.5 add

tion	#	Instru	ction		Latency
eam	1	movsd	(%rax)	%xmm0	2
	2	movsd	(%rbx)	%xmm2	5
	3	mulsd	%xmm0,	%xmm2	3
	4	addsd	%xmm0,	%xmm1	1
	5	addsd	%xmm1,	%xmm1	1
	6	mulsd	%xmm1,	%xmm0	3



Eliminating Name Dependencies

Instruction#Instructionstream1movsd (%rax)2movsd (%rbx)3mul>< %xmm0,</td>4add %xmm0,

 #
 Instruction
 Latency

 1
 movsd (%rax), %xmm0
 2

 2
 movsd (%rbx), %xmm2
 5

 3
 mul\$
 %xmm0, %xmm2
 3

 4
 add\$
 %xmm0, %xmm1
 1

 5
 add\$
 %xmm1, %xmm1
 3

 6
 mulsd %xmm1, %xmm0
 3

Data-flow graph



Idea: If the name of the destination register could be changed, then the WAR dependencies could be eliminated.

> Instruction 6 no longer depends on long latency operations!

New data-flow graph



Effect of Eliminating Name Deps.



Removing Data Dependencies

The processor mitigates the performance loss of data hazards using two techniques.

- Register renaming removes WAR and WAW dependencies.
- Out-of-order execution reduces the performance lost due to RAW dependencies.

On-the-Fly Register Renaming

How does hardware overcome WAR and WAW dependencies? Idea: Architecture implements many more physical registers than registers specified by the ISA.



List of free physical registers

Preg3	Preg8	Preg1	••••	Preg0
-------	-------	-------	------	-------

Maintains a mapping from ISA registers to physical registers.

Dynamic Instruction Reordering

The issue stage tracks the data dependencies between instructions dynamically using a circular buffer, called a reorder buffer (ROB).

Sketch of a Reorder buffer

Tag	lnstr. #	OP	Source 1	Source 2	Dest.
t1	1	movsd			Preg7
t2	2	movsd			Preg2
t3	3	mulsd	t1	t2	
t4					
t5					
t6					
t7					

Actual ROB hardware is more complex.
3 movsd (%rbx), %xmm2 5 Instructions 2 %rip → 3 mulsd %xmm0, %xmm2 3 4 addsd %xmm0, %xmm1 1 executing. 5 addsd %xmm1, %xmm1 1 6 mulsd %xmm1, %xmm0 3	Instruction	#	Instruction	Latency	_
%rip → 3 mulsd %xmm0, %xmm2 3 and 3 are 4 addsd %xmm0, %xmm1 1 executing. 5 addsd %xmm1, %xmm1 1 6 mulsd %xmm1, %xmm0 3	stream	1	movsd (%rax), %xmm0	2	Initial state:
4 addsd %xmm0, %xmm1 1 5 addsd %xmm1, %xmm1 1 6 mulsd %xmm1 %xmm0 3		2	movsd (%rbx), %xmm2	5	
5 addsd %xmm1, %xmm1 1 6 mulsd %xmm1, %xmm0 3	%rip →	3	mulsd %xmm0, %xmm2	3	
6 muled % xmm1 % xmm0 3		4	addsd %xmm0, %xmm1	1	executing.
6 mulsd %xmm1, %xmm0 3		5	addsd %xmm1, %xmm1	1	
		6	mulsd %xmm1, %xmm0	3	Reorder buffer

Renami	ing	tab	le

Renaming table		Tay	π		Source i	Jource 2	Dest.
ISA Reg.			1	movsd			Preg7
ISA Key.	Data	t2	2	movsd			Preg2
xmm0	t1	t3					
xmm1	Preg4	t4					
xmm2	t2	t5					
xmm3		t6					
		t7					

rcal

© 2008–2018 by the MIT 6.172 Lecturers

Dect

Instruction	#	Instruc	tion		Latenc	CV			
stream	_			, %xmm0	2				
	2	movsd	(%rbx)	, %xmm2	5			o: Decod	
%rip →	3	mulsd	%xmm0,	%xmm2	3		inst	ruction 3	3.
	4	addsd	%xmm0,	%xmm1	1				
	5	addsd	%xmm1,	%xmm1	1				
	6	mulsd	%xmm1,	%xmm0	3		I	Reorder	buffer
Donoming	+-	abla	Tag	lnstr. #	OP	So	ource 1	Source 2	Dest.
Renaming table			t1	1	movsd				Preg7

Kenann	ng tubic
ISA Reg.	Data
xmm0	tl
xmm1	Preg4
xmm2	t2
xmm3	

						Veol u	ei	buile	1
	Tag	Instr. #	OP	Source	e 1	Source	e 2	Dest.	
e.	t1	1	movsd					Preg7	
	t2	2	movsd					Preg2	
	t3	3	mulsd	t1		t2			
	t4								
1	t5								
J	t6								
	t7								

Instruction	# Instruct	tion		Latenc	CY .		
stream	1 movsd	(%rax)), %xmm0	2	C .		
	2 movsd	(%rbx)), %xmm2	5		o: Decod	
%rip →	3 mulsd 9	ر xmmØ	%xmm2	3	inst	ruction	3.
	4 addsd 5	ر xmmØ	, %xmm1	1			
	5 addsd 5	%xmm1,	,%xmm1	1			
U	pdate m		0	3		Reorder	huffor
	renamin	ng ta	ıble.				
Renaming	table			OP	Source 1	Source 2	Dest.
		t1	1	movsd			Preg7
ISA Reg. Da	ita	t2	2	movsd			Preg2
xmm0 t1	$\boldsymbol{\mathcal{A}}$	t3	3	mulsd	t1	t2	
xmm1 Pre	eg 4	t4					
xmm2 t3		t5					
xmm3		t6					
CIIIIIX		t7					

Instruction	#	Instru	ction		Latend	cy			
stream	1	movsd	(%rax)), %xmm0	2		6		
	2	movsd	(%rbx)), %xmm2	5			: Decod	
	3	mulsd	%xmm0,	, %xmm2	3		inst	ruction 4	4.
%rip 🕇	4	addsd	%xmm0,	%xmm1	1				
	5	addsd	%xmm1,	%xmm1	1				
	6	mulsd	%xmm1,	, %xmm0	3		F	Reorder	buffer
Renaming	t :	ahla	Tag	Instr. #	OP	Sc	ource 1	Source 2	Dest.
			t1	1	movsd				Preg7
ISA Reg. Data		t2	2	movsd				Preg2	
xmm0 t1			t3	3	mulsd	t1		t2	

4

t4

t5

t6

t7

addsd

t1

t3

Preg4

xmm1

xmm2

xmm3

Preg4

Instruction		tion		Latenc	CY .		
stream	1 movsd	(%rax)), %xmm0	2	C ·		
	2 movsd	(%rbx)), %xmm2	5		: Decod	
	3 mulsd 9	ر xmmØ	%xmm2	3	Inst	ruction 4	4.
%rip →	4 addsd %	ر xmmØ	, <mark>%xmm1</mark>	1			
	5 addsd %	%xmm1,	%xmm1	1			
	pdate m	napp	ing in	3		Doordor	buffar
	renamir	ng ta	ble.			Reorder	
Renaming	table			OP	Source 1	Source 2	Dest.
		t1	1	movsd			Preg7
ISA Reg. Da	ita	t2	2	movsd			Preg2
xmm0 t1	4	t3	3	mulsd	t1	t2	
xmm1 t4		t4	4	addsd	t1	Preg4	
xmm2 t3		t5					
xmm3		t6					
		t7					

Instructio	n # II	nstruc	tion		Latenc	CY .					
strean	<mark>n</mark> 1 m	ovsd	(%rax)), %xmm0	2	C .					
	2 m	ovsd	(%rbx)	, %xmm2	5		o: Instruc	tion			
	3 m	ulsd	%xmm0,	%xmm2	3	1 11	1 finishes.				
%rip -	→ 4 a	ddsd	ر xmm0%	%xmm1	1						
	5 a			%∨mm1	1						
	6	-		tag wit	-						
		phy	<i>'sical</i>	registe	er.		Reorder	butter			
Renamin	a tah	le	inay			Source 1	Source 2	Dest.			
	<u> </u>		t	¥	movsd			Preg7			
ISA Reg.	Data		t2	2	movsd			Preg2			
xmm0	Preg7		t3	3	mulsd	Preg7	t2				
xmm1 t	t4		t4	4	addsd	Preg7	Preg4				
xmm2 t	t3		t5								
			t6								
xmm3			t7								

Instructior	ן # Instruct	tion		Latenc	СУ				
stream	ן 1 movsd	(%rax)), %xmm0	2	C .				
	2 movsd	(%rbx)	, %xmm2	5		: Instrue	ction		
	3 mulsd 9	ر XmmØ	%xmm2	3		1 finishes.			
%rip -	► 4 addsd 5	ر xmm0%	%xmm1	1 (Get the r	next avai	ilable		
	5 addsd 9	xmm1	%xmm1		physical				
Instr	uction 4	is rea	ady to	E	•	free list.			
exe	ecute out	of o	rder.						
Renamin	g table	~J		OP	Source 1	Scurce 2	Dest.		
	Data	t1	1	movsd			Preg7		
ISA KEY.	Jala	t2	2	movsd			Rreg2		
xmm0 P	Preg7	t3	3	mulsd	Preg7	t2	J		
xmm1 t	4	t4	4	addsd	Preg7	Preg4	Preg3		
xmm2 t	3	t5							
xmm3		t6							
		t7							

Instruction	# Instruc	ction		Lateno	су			
stream	1 movsd	(%rax)	, %xmm0	2		6		
	2 movsd	(%rbx)	, %xmm2	5			: Decod	
	3 mulsd	%xmm0,	%xmm2	3		inst	ruction !).
	4 addsd	%xmm0,	%xmm1	1				
%rip →	5 addsd	%xmm1,	%xmm1	1				
	6 mulsd	%xmm1,	%xmm0	3		ŗ	Reorder	huffer
						•	Corder	buildi
Renaming	table	Tag	lnstr. #	OP	Sc	ource 1	Source 2	Dest.

Renaming table							
ISA Reg.	Data						
xmm0	Preg7						
xmm1	t4						
xmm2	t3						
xmm3							

mi	ng table	Tag	lnstr. #	OP	Source 1	Source 2	Dest.
	Data	t1	1	movsd			Preg7
g.		t2	2	movsd			Preg2
	Preg7	t3	3	mulsd	Preg7	t2	
	t4	t4	4	addsd	Preg7	Preg4	Preg3
)	t3	t5	5	addsd	t4	t4	
1		t6					
		t7					

Instructio	n # Instruc	tion		Latenc	CY .		
strea	m 1 movsd	(%rax)), %xmm0	2	C ·		
	2 movsd	(%rbx)), %xmm2	5		o: Decod	
	3 mulsd	%xmm0	, %xmm2	3	inst	ruction !).
	4 addsd	%xmm0	, %xmm1	1			
%rip	→ 5 addsd	%xmm1	%xmm1	1			
	6 mulsd	%xmm1	, %xmm0	3		Reorder	huffer
	Update n	nappi	ng in	OP			
Renami	renami		-		Source 1	Source 2	Dest.
		iy ta	DIE.	movsd			Preg7
ISA Reg.	Data	t2	2	movsd			Preg2
xmm0	Preg7	t3	3	mulsd	Preg7	t2	
xmm1	t5	t4	4	addsd	Preg7	Preg4	Preg3
xmm2	t3	t5	5	addsd	t4	t4	
xmm3		t6					
		t7					

Instruction	# Instruc	tion		Laten	су			
stream	1 movsd	(%rax)), %xmm0	2				
	2 movsd	(%rbx)), %xmm2	5			: Decod	
	3 mulsd	%xmmØ	%xmm2	3	I	nsti	ruction	э.
	4 addsd	%xmmØ,	, %xmm1	1				
	5 addsd	%xmm1	, %xmm1	1				
%rip →	► 6 mulsd	%xmm1	%xmmØ	R	enami	ina:	Destina	tion
		Tag	lnstr. #				ll be cho	
Renaming	g table						e list wh	
ISA Reg. D	ata	t1	+	mo			n is issu	
		t2	2	mo	nstru	cuo	11 13 1330	
xmm0 P	reg7	t3	3	mulsd	Preg7		12	
xmml t4	4	t4	4	addsd	Preg7		Preg4	Preg3
xmm2 t3	3	t5	5	addsd	t4		t4	
xmm3		t6	6	mulsd	t5		Preg7	
		t7						

Haswell Renaming and Reordering

Haswell uses a reorder buffer and separate register files for integer and vector/floating-point registers.

- Haswell implements the ISA's 16 distinct integer registers with 168 physical registers. The same ratio holds independently for the AVX registers.
- Conversions between integer and floating-point or vector values involve data movement on chip.



Summary of Reordering and Renaming

Summary: Hardware renaming and reordering are effective in practice.

- Despite the apparent dependencies in the assembly code, typically, only true dependencies affect performance.
- Dependencies can be modeled using dataflow graphs.

nstruction	#	Instructi	Latency		
stream	1	movsd (2	%rax),	%xmm0	2
	2	movsd (S	%rbx),	%xmm2	5
	3	mulsd %	xmm0,	%xmm2	3
	4	addsd %	xmm0,	%xmm1	1
	5	addsd %	xmm1,	%xmm1	1
	6	mulsd %	xmm1,	%xmm0	3

Data-flow graph



Bridging the Gap

- Vector hardware
- Superscalar processing
- Out-of-order execution
- Branch prediction

Control Hazards

What happens if the processor encounters a conditional jump, a.k.a., a branch?



Speculative Execution

To handle a control hazard, the processor either stalls at the branch or speculatively executes past it.

Example



When a branch is encountered, assume it's not taken, and keep executing normally.

Speculative Execution

To handle a control hazard, the processor either stalls at the branch or speculatively executes past it.

Example



Supporting Speculative Execution

Modern processors use branch predictors to increase the effectiveness of speculative execution.

- The fetch stage dedicates hardware to predicting the outcomes of branches.
- Modern branch predictors are accurate over 95% of the time.



Simple Branch Prediction

Idea: Hardware maintains a table mapping addresses of branch instructions to predictions of their outcomes.



Not taken → decrease counter.

© 2008–2018 by the MIT 6.172 Lecturers

10

0x400e72

Branch Prediction with Histories

More-complex branch predictors incorporate history information: a record of the outcomes of k recent branches, for a small constant k.

- A global history records the outcomes of the mostrecently executed branches on the chip.
- A local history records the most recent outcomes of a particular branch instruction.

History information can be incorporated into the branch predictor a variety of ways.

- Map the history directly to a prediction.
- Combine the history with the instruction address (e.g., using XOR) and map the result to a prediction.
- Try multiple strategies and vote on which result to use at the end.

Intel Branch Predictor

Not much is publicly known about the construction of the branch predictor in Haswell.

- A branch-target buffer (BTB) is used to predict the destinations of indirect branches.
- Previous Intel processors have used two-level predictors, loop predictors, and hybrid schemes.
- The branch predictor was redesigned in Haswell....



© <u>Via Technologies</u>. All rights reserved. This content is excluded from our Creative Commons license.

For more information, see <u>https://ocw.mit.edu/help/faq-fair-use/</u>

Summary: Dealing with Hazards

The processor uses several strategies to deal with hazards at runtime:

- Stalling: Freeze earlier pipeline stages.
- Bypassing: Route the data as soon as it is calculated to an earlier pipeline stage.
- Out-of-order execution: Execute a later instruction before an earlier one.
- Register renaming: Remove a dependence by changing its register operands.
- Speculation: Guess the outcome of the dependence, and restart the calculation only if guess is incorrect.

Further Reading

- Intel Corporation. Intel 64 and IA-32 Architectures Software Developer Manuals. 2017. <u>https://software.intel.com/en-us/articles/intel-sdm</u>
- Agner Fog. The Microarchitecture of Intel and AMD CPUs. 2017. <u>http://www.agner.org/optimize/</u> <u>microarchitecture.pdf</u>
- Intel Corporation. Intel Intrinsics Guide. 2017.



6.172 Performance Engineering of Software Systems Fall 2018

For information about citing these materials or our Terms of Use, visit: <u>https://ocw.mit.edu/terms</u>.