# MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences 

Analysis and Design of Digital Integrated Circuits (6.374) - Fall 2003 Quiz \#1
Prof. Anantha Chandrakasan

Student Name: $\qquad$

Problem 1 (30 Points): $\qquad$
Problem 2 (24 Points): $\qquad$
Problem 3 (18 Points): $\qquad$
Problem 4 (28 Points): $\qquad$
Total (100 Points): $\qquad$
Use the following device parameters unless otherwise specified:

| Parameter | NMOS | PMOS |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{T} 0}$ | 0.4 V | -0.4 V |
| $\mathrm{~K}^{\prime}=\mu \mathrm{C}_{\mathrm{ox}}$ | $75 \mu \mathrm{~A} / \mathrm{V}^{2}$ | $-25 \mu \mathrm{~A} / \mathrm{V}^{2}$ |
| $\mathrm{~V}_{\text {DSAT }}$ | 0.5 V | -0.75 V |
| $\gamma$ | $0.3 \mathrm{~V}^{1 / 2}$ | $-0.3 \mathrm{~V}^{1 / 2}$ |
| $\|2 \varphi\|$ | 0.6 V | 0.6 V |
| $\lambda$ | 0 | 0 |

Also assume that all NMOS device bulks are connected to 0 V and PMOS well terminals are connected to $V_{D D}$.

STATE ANY ASSUMPTIONS YOU MAKE IN SOLVING PROBLEMS and
SHOW YOUR WORK. Points might be taken off if you don't explain how you arrived at your answer.

There are 13 pages in total

Problem 1: Driver Circuit: Consider the following circuit driving a capacitive load of 1 pF .

(a) Assuming that In swings from rail-to-rail ( 0 to 2.5 V ), what is the swing on the node Out? (2 points)
(b) At the switching threshold $\mathrm{V}_{\mathrm{M}}=1.75 \mathrm{~V}$, what is the mode of operation for $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$. Show your work (4 points)
(c) Assuming $(W / L)_{2}=25 \mu \mathrm{~m} / 0.25 \mu \mathrm{~m}$, determine $(W / L)_{1}$ such that $V_{M}=1.75 \mathrm{~V}$. (6 points)
(d) Assuming $(W / L)_{2}=25 \mu \mathrm{~m} / 0.25 \mu \mathrm{~m}$, determine the low-to-high propagation delay using the method of equivalent RC. Assume that the input switches from 2.5 V to 0 V with a zero fall time ( $\mathbf{8}$ points)
(e) Assuming that the input switches at a clock frequency of 100 MHz with a swing of 0 to $V_{D D}$ (with zero rise and fall times) what is the average power dissipation of this circuit? Show your work ( $\mathbf{1 0}$ points).

## Problem 2: Pass Transistor Logic

(a) Consider the following circuit implemented using NMOS and PMOS pass transistors. Assume that the inputs and their complements $(A, \bar{A}, B, \bar{B})$ swing rail-to-rail ( 0 to $V_{D D}$ ). What is the function implemented by the two circuits. ( 6 points)


$$
Y=
$$

$$
Z=
$$

(b) Assuming that the primary inputs $(A, B, C, D)$ and their complements are have rail-to-rail swing ( 0 to $V_{D D}$ ), what is the voltage swing on outputs $Y$ and $Z$ ? ( 4 points)

(c) Using the same style of logic in part 2(a) (i.e., using NMOS, PMOS pass transistors connected to signal or $\mathrm{V}_{\mathrm{DD}} /$ GND), create the minimal transistor implementation of the OR/NOR function. Your implementation should have the same swing as the circuits in 2(a) ( 6 points)

Consider the following cross-coupled complementary pass-gate logic

(d) What is the logic function Y implemented by the above gate? What is the voltage swing on nodes $Y$ and $\bar{Y}$ ? (4 points)
(e) Assume that $A, \bar{A}, B, \bar{B}$ are from ideal voltage sources and have a rail-to-rail swing ( 0 to $V_{D D}$ ). Also assume (just for this part) that there is no body effect $(\gamma=0)$ and ignore sub-threshold conduction. Is this a ratioed circuit? Explain. (4 points).

Problem 3: Dynamic Logic
(a) Complete the circuit schematic of the DCVSL gate below (6 points)

(b) What is the function of $\mathrm{M}_{\mathrm{p} 1}$ and $\mathrm{M}_{\mathrm{p} 2}$ ? Is this a ratioed circuit? (4 points)
(c) Consider the following function $\mathrm{Y}=\mathrm{A}+\mathrm{B}+\mathrm{C}$ implemented using a cascade of two 2-input DOMINO OR gates. Assume that $p_{(\mathrm{A}=1)}=0.1, p_{(\mathrm{B}=1)}=0.2, \mathrm{p}_{(\mathrm{C}=1)}=0.5$. Determine the order of inputs to minimize power dissipation (show numerical analysis). Explain. Fill in the empty boxes with the appropriate inputs. ( 8 points)


Problem 4: Multiple Threshold CMOS Circuits: This problem explores issues related to leakage in MTCMOS circuits. Just for this problem, assume that the low threshold NMOS and PMOS devices have the following device properties (ignore DIBL). All low- $\mathrm{V}_{\mathrm{T}}$ and high- $\mathrm{V}_{\mathrm{T}}$ devices are $1 \mu \mathrm{~m} / 0.25 \mu \mathrm{~m}$.

| Parameter | NMOS | PMOS |
| :---: | :---: | :---: |
| $V_{\text {Tlow }}$ | 0.3 V | -0.3 V |
| $V_{\text {Thigh }}$ | 0.5 V | -0.5 V |
| $\left\|I_{o}\right\|$ for a $1 \mu \mathrm{~m} / 0.25 \mu \mathrm{~m}$ <br> Device (Drain current when <br> $\left.V_{G S}=V_{T}\right)$ | $1 \mu \mathrm{~A}$ | $1 \mu \mathrm{~A}$ |
| $\|\mathrm{~S}\|$ (Sub-threshold slope) | $100 \mathrm{mV} /$ Decade | $100 \mathrm{mV} /$ Decade |

Consider the circuit shown below (low threshold devices are shaded).

(a) During active mode (SLEEP $=0$ ), provide the logic function for Out ( $\mathbf{4}$ points)
(b) Assuming SLEEP $=0$ (Active mode), compute the total leakage when $\mathrm{A}=0, \mathrm{~B}=0$ ? A numerical result is expected. Draw all the contributing leakage paths on the figure below ( $\mathbf{1 0}$ points)

(c) Assuming SLEEP $=1$ (Sleep mode) and $\mathrm{A}=0, \mathrm{~B}=1$. In the Sleep mode, ideally, the leakage should be small and be set by high-threshold devices. Unfortunately, this is not always the case for distributed sleep devices as shown below. Identify (but do not compute) any leakage path(s) from $V_{D D}$ to ground which are determined by low-threshold devices (i.e., not cut-off by high-threshold devices). (8 points)

(d) For the same assumption of part (c), what do you expect the leakage through device M9 to be:
(1) 10 pA
(2) 1 nA
(3) >> $1 n A$

Briefly explain why ( 6 points)

