## Problem Set \#2: Updates and Frequently Asked Questions

## Notes and Hints:

Problem 6:

- *** The expression for S should be read as $\mathrm{S}=\mathrm{ABC}+\left(\mathrm{A} * \operatorname{notB}^{*}\right.$ notC $)+(\operatorname{not} A * \operatorname{notB} * \mathrm{C})+$ (notA*B*notC). If you interpreted it the as $A * \operatorname{not}(\mathrm{BC})$ etc and have already completed the layout we'll accept that, but please complete the other parts of the problem for the correct interpretation of S.
- This should read just "transmission gate", not "NMOS transmission gate" You may assume inputs and their complements are available as inputs.
- For part c , the sizing should be $\mathrm{W} / \mathrm{L}=0.5 / 0.25 \mathrm{u}$ for all NMOS and $\mathrm{W} / \mathrm{L}=2 \mathrm{u} / 0.25 \mathrm{u}$ for all PMOS.

