



Switched-Capacitor Converters are a class of switching power converter that use only switches and capacitors to provide energy, and charge transfer from one voltage level to another.

To understand "SC" converters and their characteristics, it is useful to start from an example. Consider a classic "2:1" SC step-down converter:



The switch sets "1" and "2" are operated in a complementary fashion (typically at ~50% duty ratio). To understand operation, assume that  $C_{big}$  is so large that its voltage variation in a switching cycle is negligible!



"Slow-switching Limit"

We first consider operation of the circuit in the "slow switching limit" (SSL), in which the energy transfer capacitor C fully charges/discharges to its limiting voltages in the circuit:

- During State 1  $V_c$  charges to  $V_{in} - V_{out}$
- During State 2  $V_c$  discharges to  $V_{out}$

We can model the charge transfers in SSL as follows:

$$\text{State 1: } \begin{cases} \Delta q_{bc(1)} = C \Delta V_c = C (V_{in} - 2V_{out}) = \text{charge into cap} \\ \Delta q_{bin(1)} = -C \Delta V_c = -C (V_{in} - 2V_{out}) = -\Delta q_{bc(1)} = \text{charge into input} \\ \Delta q_{bout(1)} = C \Delta V_c = C (V_{in} - 2V_{out}) = \Delta q_{bc(1)} = \text{charge into output} \end{cases}$$

$$\text{State 2: } \begin{cases} \Delta q_{bc(2)} = C \Delta V_c = C (2V_{out} - V_{in}) \\ \Delta q_{bin(2)} = 0 \\ \Delta q_{bout(2)} = -C \Delta V_c = C (V_{in} - 2V_{out}) \end{cases}$$

over a cycle:  $\Delta q_{bc} = \Delta q_{bc(1)} + \Delta q_{bc(2)} = 0 \quad \{ \text{in P.S.S.} \}$

$$\Delta q_{bin} = \Delta q_{bin(1)} + \Delta q_{bin(2)} = -C (V_{in} - 2V_{out})$$

$$\Delta q_{bout} = \Delta q_{bout(1)} + \Delta q_{bout(2)} = 2C (V_{in} - 2V_{out}) = -2 \Delta q_{bin}$$

By charge balance:  $|I_{out}| = 2 |I_{in}| \quad \star$


SC converters preserve current conversion ratios precisely by charge balance!

We can compute:  $I_{out} = \Delta q_{bout} f_{sw} = 2C (V_{in} - 2V_{out}) f_{sw}$

we can rearrange this to show the voltage conversion relation:

$$V_{out} = \frac{1}{2} V_{in} - \frac{1}{4Cf_{sw}} \cdot I_{out} \quad *$$

A dc equivalent circuit model for this SC converter in SSL is:



The efficiency of the converter (considering only charge transfer loss) is

$$\eta = \frac{W_{out}}{W_{in}} = \frac{V_{out} \Delta q_{out}}{-V_{in} \Delta q_{in}} = 2 \frac{V_{out}}{V_{in}} = \frac{V_{out}}{\frac{1}{2} V_{in}} \quad **$$

which is equivalent to our dc model efficiency.

from \*, \*\*

$$\eta = 1 - 2 \frac{I_{out}}{4Cf_{sw}} \cdot \frac{1}{V_{in}} \quad \left\{ \text{since } R_{eq} = \frac{1}{4Cf_{sw}} \right\}$$


$$\eta = 1 - \frac{I_{out} R_{eq}}{\frac{1}{2} V_{in}}$$

Efficiency depends upon  $R_{eq}, V_{out}$

- We thus get a perfect current conversion ratio  $I_{out} = 2 I_{in}$  as determined by the charge balance on the energy transfer capacitor(s).
- The voltage conversion ratio depends upon the load current  $I_{out}$  and is near perfect  $V_{out} \approx \frac{1}{2} V_{in}$  at low load current and/or high switching frequency, but drops from this unloaded conversion ratio with higher load current. We can reduce the drop with higher energy transfer capacitance and/or switching frequency.
- ⇒ more generally for a particular SC topology and operation we get an exact rational current conversion ratio  $A/B$ ,  $A, B \in \mathbb{I}$  + approx. vltg. ratio

- When the converter is unloaded we get an "open circuit" voltage conversion ratio that is the inverse of the current conversion ratio. As current increases, the output voltage drops and efficiency declines.
  - ⇒ Efficiency + loss behavior is just that of a series output resistance [in this case of  $R_{eq} = \frac{1}{4Cf_{sw}}$  in SSL]

$$\eta = \frac{V_{out}}{V_x} = \frac{R_L}{R_L + R_{eq}}$$



- ⇒ In other topologies both the open circuit voltage (ratio from  $V_{in}$ ) and  $R_{eq}$  are different
- ⇒ This only accounts for capacitor charge/discharge loss (switching, gating loss etc are additional loss mechanisms)
- ⇒ one can use the  $R_{eq}$  to provide regulation (like a linear regulator) but only at the efficiency penalty described above
- ⇒ SC converters are excellent for voltage transformation but terrible for efficient regulation.

### Fast Switching Limit (FSL)

- The above analysis (particularly for the  $R_{eq}$  value) assumed the slow switching limit where the energy transfer capacitor charges/discharges to its limits
- As we increase  $f_{sw}$  or  $C$  (e.g. to reduce  $R_{eq}$  and increase efficiency), we eventually reach a regime where the charge/discharge of the energy transfer capacitance is limited by circuit resistances {and we can neglect ripple voltage on  $C$ }. This is the "Fast switching Limit" FSL

Lets analyze the FSL for our "2:1" SC, assuming 50% switch duty ratios (for sets 1,2) and ignoring ripple in  $V_c$  : ( $R_p$  is parasitic resistance)

STATE 1:  $\left\{ \begin{aligned} \Delta q_{bc1} &= \frac{V_{in} - V_{out} - V_c}{2R_p} (0.5T) \end{aligned} \right.$  D for sv. set 1  
switching period

$\Delta q_{in} = -\Delta q_{bc1}$

$\Delta q_{out1} = \Delta q_{bc1}$

STATE 2:  $\left\{ \begin{aligned} \Delta q_{bc2} &= -\frac{V_c - V_{out}}{2R_p} (0.5T) \\ \Delta q_{in(2)} &= 0 \\ \Delta q_{out(2)} &= \Delta q_{bc2} \end{aligned} \right.$

By charge balance on C :  $\Delta q_{bc1} = -\Delta q_{bc2}$

$$\frac{V_{in} - V_{out} - V_c}{2R_p} \cdot (0.5T) = \frac{V_c - V_{out}}{2R_p} (0.5T)$$


$\therefore V_c = \frac{1}{2} V_{in}$

Also, by charge flow (as with SSL)


$|I_{out}| = 2|I_{in}|$

$$I_{out} = \frac{V_{in} - V_c - V_{out}}{2R_p} = \frac{\frac{1}{2} V_{in} - V_{out}}{2R_p} \Rightarrow V_{out} = \frac{1}{2} V_{in} - 2R_p I_{out}$$

In FSL, we get a similar model to SSL, but with a different  $R_{eq}$  }  $R_{eq} = 2R_p$ , where  $R_p$  is parasitic resistance }  
(we could also include capacitor ESR  $\rightarrow R_{eq} = 2R_p + R_{ESR}$ )



- The open-circuit voltage is the same in FSL, SSL and is proportional to  $V_{in}$  by a rational factor  $\frac{A}{B}$  that depends on topology
- The equivalent output resistance is a function of frequency



- At full load we often operate near the intersection of SSL, FSL as we want to switch fast enough to get low  $R_{eq}$ , but continuing to increase frequency much past the SSL/FSL boundary doesn't reduce  $R_{eq}$  but incurs increased loss (e.g. capacitive switching loss, gating loss, etc.)

MIT OpenCourseWare  
<https://ocw.mit.edu>

6.622 Power Electronics  
Spring 2023

For information about citing these materials or our Terms of Use, visit: <https://ocw.mit.edu/terms>