


LAYOUT IS A CRITICAL ASPECT OF POWER ELECTRONICS DESIGN.

positioning of components has a huge impact on performance.

Here we introduce a few ideas about layout.

- ★ 1. Certain loops must be kept very "tight" and have low inductance
 ⇒ important for loops around which large, high freq currents commutate

e.g. buck converter



loop with large switching-frequency current

- The loop formed by the switch, diode and input capacitor should be kept very "tight" and low inductance to prevent
 - big voltage transients + ringing @ switch transitions (inductance will "ring" with device + parasitic capacitance)
 - EMI from being coupled + interfering w/ other circuits
- Loops that do not contain pulsating current (e.g. branch in series with an inductor are not typically critical)

How do we minimize inductance? ⇒ NEXT PAGE


- ★ 2. We may also choose to reduce capacitance where possible
 1. Across inductances (e.g. for filters) ⇒ by layout
 2. At nodes with large pulsating voltages!
 - e.g. @ node w/ diode cathode, fet source, inductor.
- ⇒ CAN ALSO DO A FARADAY SHIELD

★ NOTE: Show switching layout demo circuitry

6.334 Lecture Notes

Gate drive, Level shift, layout

Consider a trace and its return (connected to components at each end) (underneath it, (e.g. ground plane))



$\int H \cdot dl = \int J \cdot dA$. If most field between line and return:

$$H_x \cdot w = I \Rightarrow H_x = \frac{I}{w}$$

stored magnetic energy $W_m \sim \frac{1}{2} \iiint B \cdot H dv = \frac{\mu_0}{2} H^2 \cdot v$

$$W_m = \frac{\mu_0 I^2}{2 w^2} \cdot \Delta w l = \frac{1}{2} \mu_0 \frac{\Delta \cdot l}{w} I^2$$

now $W_m = \frac{1}{2} L I^2 \therefore L \sim \mu_0 \frac{\Delta \cdot l}{w}$
inductance

- So inductance \uparrow with length l
- \uparrow spacing between conductors Δ
- \downarrow width of conductor.


So to minimize inductance (e.g. in gate drive loop)

1. put drive + return traces close (one underneath another on pcb)
2. make as short as possible
3. make wide trace width, (esp if cannot make short)




Excess capacitance at a node also injects additional charge from one conductor to another.

Simple "parallel plate" model (neglecting fringing) is easy to compute:



So to minimize charge injected from one conductor to another
 → maximize separation Δ
 → minimize area $A = w \cdot l$



This often means not using excess conductor area at "flying nodes" e.g. in our buck converter




- keep this area small!
- One could make sure that distances to sensitive (e.g. high impedance) nodes (e.g. comparator inputs) is significant

Electrostatics or "Faraday" shield

Note that one can also "shield" sensitive nodes from a flying potential using an electrostatic shield (e.g. a grounded "blocking" conductor.) This increases total capacitance to the flying node, but reduces capacitance to a sensitive node.



"Electrostatic" or "Faraday" shield



Shielding increases total capacitance, but improves injection to a specific node!

6.334 Lecture Notes

Gate Drive, Level Shift, Layout

Note that Faraday shields reduce the capacitance between specific nodes, while increasing total capacitance. This is often acceptable. (Shields are often used in transformers, for example).

It is also useful to note that there is a direct tradeoff between inductance + capacitance of a structure. Consider our parallel-plate interconnect (+ its inductance + capacitance.)

$\epsilon_0 = 8.85 \times 10^{-12} \frac{C^2}{N \cdot m^2}$
 $\mu_0 = 1.26 \times 10^{-6} \frac{N \cdot s^2}{C^2}$
 $L \sim \frac{\mu_0 \Delta l}{w}$ $C \sim \frac{\epsilon w \cdot l}{\Delta}$

for one unit length $L' = \frac{\mu_0 \Delta}{w}$, $C' = \frac{\epsilon w}{\Delta} \Rightarrow LC' = \epsilon_0 \mu_0$

and we know $\frac{1}{\sqrt{LC'}} = \frac{1}{\sqrt{\epsilon_0 \mu_0}} = c$ (the speed of light!)

So we can only trade inductance for capacitance in this structure.

Also, note that for capacitance once our "plates" move apart fringing fields dominate capacitance, and so capacitance does not fall quickly with distance (e.g. $\propto \frac{1}{d}$) for large distances. In fact a body of a certain size has a finite (nonzero) capacitance to a conductor @ infinity!

we know $(\epsilon E \cdot dA = q)$
for a charge q balanced @ ∞ , E is radial

$E = \frac{q}{\epsilon(4\pi r^2)}$


Consider capacitance of a sphere of radius r_0 to a surface @ $r \rightarrow \infty$ (equipotential)

what is the voltage (potential) at the sphere wrt ∞ ?

$V = \int_{\infty}^{r_0} E dr = \frac{q}{\epsilon \cdot 4\pi r} \Big|_{\infty}^{r_0} = \frac{q}{\epsilon 4\pi r_0}$


$\therefore C = \frac{q}{V} = \epsilon \cdot 4\pi r_0 \rightarrow$ a finite capacitance!

(we reduce capacitance only by reducing radius/surface area!)




Consider the problem of turning on and off the power device(s) in a converter

e.g. Boost converter:



We need to switch on and off quickly to minimize the switching losses.

MOSFET GATES LOOK CAPACITIVE (NONLINEAR)




We need V_{gs} large so mosfet looks like a resistor!

for $V_{gs} > V_T$, $V_{ds} < V_{gs} - V_T$ $I_d = K [(V_{gs} - V_T) V_{ds} - \frac{1}{2} V_{ds}^2]$

If $V_{gs} - V_T \gg V_{ds} \therefore I_d \approx K (V_{gs} - V_T) V_{ds} \rightarrow 1/R_{on}$

To drive the gate, some type of "totem pole" buffer is used.


e.g.,



Could use DS0026 line driver, for example, or available mos gate drivers such as 3907?

Some PWM IC's put gate driver inside.

Note that the gate driver dissipates energy in switching. How much?



$$C_{eq} = \frac{Q_{TOT}}{V_{MAX}}$$

The supply must source Q_{TOT} charge to charge gate capacitance

$$\therefore \text{Energy}_1 = Q_{TOT} \cdot V_{source}$$

Some of this is stored. For a linear cap.

$$E_{stored} = \frac{1}{2} C_{eq} V_{source}^2 = \frac{1}{2} Q_{TOT} V_{source}$$

and the rest is dissipated as heat. {note, resistor value doesn't matter!}

When gate is discharged at end of cycle, that energy is lost!

So, the total energy per cycle from the gate driver is

$$E_{TOT} = V_{supply} \cdot Q_{TOT}$$

The power will be the energy per cycle \times cycles/sec.


$$P_{drive} = E_{TOT} f = V_{supply} \cdot Q_{TOT} \cdot f_{sw}$$

This is (largely) dissipated in the driver (plus some in the internal gate resistance and any external resistors).

\Rightarrow Driver must be properly rated.

From a Loss standpoint, one would like to switch as fast as possible. However, faster switching increases EMI



On turn on, the switch capacitance charge is dumped, and the diode reverse recovery charge is dumped into the device turning on. A fast transition increases the emitted noise. ($\frac{dV}{dt} \uparrow$)



+ diode path.

+ ringing w/ capacitance


On TURN OFF, the switch inductance can cause overshoot, which gets



worse $\sim \frac{dI}{dt} \uparrow \therefore$ EMI gets worse


So for EMI reasons, we may want to limit turn on and turn off rates, perhaps to different values

One way to do this



- Adding a gate resistor slows switching down
- Using resistor/diode combinations, we can control turn on + turn off separately, to balance switching loss + EMI as desired.
- Some "fancy" designs actually feedback drain voltage to control switching in a closed-loop fashion.


Suppose we have a "high-side" device. (e.g., buck converter), with control referenced to ground



we need to "level shift" the control command to the high side, and generate a V_{gs} voltage such that

$$V_{g, \text{nd}} > V_s$$

For some cases, one can purchase a level-shifting driver (e.g. IR 2125). One must still supply a floating power supply to drive the high-side gate




when top switch is on the gate voltage $> V_s$ $\{ \approx V_s + V_{DRIVE} \}$

Can do discrete, on in some IC's

Building a floating supply can be tricky.

1. Use isolated dc/dc to generate (e.g. converter like NME1212) \rightarrow simple but expensive
2. Use "Bootstrap" charging of capacitor



• when diode on, bootstrap capacitor charges up from "low-side" supply.

• charging diode D_1 turns off when V_s starts to rise

• capacitor voltage serves as "floating supply"

\rightarrow inexpensive, but $D \neq 1$ not possible (must recharge capacitor periodically)

Other methods also possible:

e.g. Transformer-coupled. (not covered here.)




6.334 Lecture Notes

Gate Drive, Level Shift, Layout

If one has Both high and low-side devices, one must ensure that they both are not on at same time!

(Shoot-through protection)

Some Drivers (e.g. IR2110) build this in. Sometimes just design it.



Dead time
 when
 both devices
 switched
 off.
 Diode carries
 current

MIT OpenCourseWare
<https://ocw.mit.edu>

6.622 Power Electronics
Spring 2023

For information about citing these materials or our Terms of Use, visit: <https://ocw.mit.edu/terms>