MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science

6.622 Power Electronics	Issued: March 13, 2023
Problem Set 5	Due: March 20, 2023
Reading: KPVS Chapter 26 through 26.3; Texas Instruments Application	on Note AN-2020
"Thermal Design"; KPVS Chapter 8 though 8.2	

Problem 5.1 KPVS Problem 25.4

Problem 5.2

Consider the thermal model suggested in Figure 3 and Table 1 of the model in <u>Texas Instruments</u> application note AN-2020 page 4.

We often transfer heat through a printed circuit board mounted to a heat sink mounted on the opposite side of the circuit board, using a "via farm" – a dense collection of vias placed to aid heat transfer vertically through the circuit board. Consider that we would like to transfer heat from the bottom of a device package soldered to the top of a pcb vertically through the pcb to a heatsink attached to the bottom of the pcb.

a. Consider vertical heat transfer through 1 cm² area of a circuit board. *Without* thermal vias, what would be the thermal resistance of the vertical heat path through a 63 mil (0.063", 1.6 mm) thick FR4 printed circuit board over an area of 1 cm²? How many 12-mil 1-oz plated vias would one seek to place in that 1 cm² area to reduce the thermal resistance of the vertical path to below 25 °C/W? (Note that AN-2020 only provides numbers for a 12-mil thick section of printed circuit board.) If the pcb process requires a minimum spacing of 8 mils *between* holes (edge to edge), is this density achievable? (Note, we could also further reduce thermal resistance by using a pcb process that would allow the vias to be completely filled with copper or another thermally-conductive material.)

b. Consider the GaN Systems GS66508B transistor used on a printed circuit board having similar characteristics and constraints as in part a. (a subset of the datasheet for the transistor is shown in Fig. 1.) In the circuit considered in this problem, the transistor is used such that its source is electrically connected to system ground on the printed circuit board, with a thermal via farm placed under the source pad connecting to a water-cooled heatsink mounted on the opposite side of the board. Consider the conservative case of heat transfer *only* to the heatsink and *only* through the portion of the pcb directly under the transistor, and assume that the heatsink is able to maintain the back surface of the board at 85 °C.

Propose a via-farm design for the board (indicating how many thermal vias you will utilize), assuming that the thermal vias can only be placed under the source pad. How much power can we dissipate in the transistor if we limit the junction temperature to a conservative value of 125 °C?



GS66508B Bottom-side cooled 650 V E-mode GaN transistor Preliminary Datasheet

Features

- 650 V enhancement mode power switch
- Bottom-side cooled configuration
- $R_{DS(on)} = 50 \text{ m}\Omega$
- I_{DS(max)} = 30 A
- Ultra-low FOM Island Technology[®] die
- Low inductance GaNpx[®] package
- Easy gate drive requirements (0 V to 6 V)
- Transient tolerant gate drive (-20 V / +10 V)
- Very high switching frequency (> 10 MHz)
- Fast and controllable fall and rise times
- Reverse current capability
- Zero reverse recovery loss
- Small 7.1 x 8.5 mm² PCB footprint
- Source Sense (SS) pin for optimized gate drive
- RoHS 6 compliant





Min

6.88

0.415

0.015

0.45

3.775

0.015

8.28

2.65

3.00

0.45

0.372

0.026

0.338

0.011

5.95

0.925

0.925

0.925

6.75

4.475

Thermal Characteristics (Typical values unless otherwise noted)

Parameter	Symbol	Value	Units
Thermal Resistance (junction-to-case) – bottom side	R _{øjc}	0.5	°C /W

Package Dimensions



Figure 1 Segments of the datasheet for the GaN Systems GS66508B transistor. © GaN Systems. All rights reserved. This content is excluded from our Creative Commons license. For more information, see https://ocw.mit.edu/help/faq-fair-use/

Problem 5.3

See the data sheet for an <u>International Rectifier power MOSFET IRF620S</u>; pay special attention to the first page and figs. 3, 4, and 7–11. Assume a maximum allowable junction temperature of 150 °C and a maximum ambient temperature of 50 °C for this problem. (Note that the on-state resistance of the MOSFET varies with junction temperature, as illustrated in datasheet Fig. 4.)

a. Assume that the device must carry a (forward) rms current of 2.5 A, and that switching losses can be ignored. The MOSFET is attached to a heat sink using an insulating pad with a maximum thermal resistance of 0.75 $^{\circ}$ C/W. What is the maximum allowable thermal resistance of the heat sink?

b. Suppose the device is instead operated in a pulsed fashion, carrying large pulses of current 1 ms in duration with 99 ms of off time between pulses. If the device is mounted to an extremely good heat sink that maintains the *case* temperature at 50 $^{\circ}$ C, what is the maximum allowable current pulse magnitude? You may assume that the MOSFET on-state resistance is always at its 150 $^{\circ}$ C value.

Problem 5.4 KPVS Problem 7.3

MIT OpenCourseWare https://ocw.mit.edu

6.622 Power Electronics Spring 2023

For information about citing these materials or our Terms of Use, visit: <u>https://ocw.mit.edu/terms</u>