# Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 

### 6.776

High Speed Communication Circuits
Spring 2005

Homework \#3: High Speed Amplifiers<br>Passed Out: February 24, 2005 Due: March 3, 2005<br>Copyright © 2005 by H.S. Lee and M. H. Perrott

Reading: Chapters 3 and 8 and pages 280-283 of T. H. Lee's first edition book. These correspond to Chapters 5 and 9 and pages 375 (bottom of page) to 379 of his second edition book.

1. The following is based on Problem 8 in Chapter 8 of T.H. Lee's first edition book. Consider the zero-peaked amplifier shown in Figure 1.


Figure 1: Zero-peaked amplifier.
(a) Derive the transfer function expression for the small-signal gain from $V_{i n}$ to $V_{\text {out }}$. In your derivation, assume that $M_{1}$ is in saturation, and ignore $C_{g d}, r_{o}$, and backgate parasitics.
(b) Express the bandwidth of the amplifier as a function of the output pole, $1 /\left(R_{2} C_{2}\right)$, under the assumption that $g_{m} R_{1}=10$ and $C_{1}$ is chosen such that the zero cancels the output pole in the gain expression derived above. Recognize that the output pole frequency corresponds to the bandwidth of the unpeaked amplifier.
2. The following is based on Problem 7 in Chapter 8 of T.H Lee's first edition book. In general, high-speed followers, as shown in Figure 2, have a tendency to ring or even oscillate when driving certain loads. Your task is to identify the conditions that may cause this problem and to propose a solution. For derivations, ignore $C_{g d}, r_{o}$, and backgate parasitics of $M_{1}$.


Figure 2: Source follower with a (a) capacitive load, (b) inductive load.
(a) Consider the follower circuit in part (a) of the figure. Derive an expression for $Z_{i n}$.
(b) Over what range of load capacitance can the real part of $Z_{i n}$, as derived above, be negative? What is the impact of having the real part of the impedance become negative?
(c) Given that the load capacitance is chosen such that the real part of $Z_{\text {in }}$ becomes negative, modify the circuit in part (a) of the figure such that the source $V_{i n}$ always sees an impedance whose real part is positive. In your design, be sure to preserve the high speed operation of the follower circuit, and provide formulas for the computation of the values of any components you add.
(d) Now consider the follower circuit with an inductor load in part (b) of the figure, whose analysis will also provide intuition of the impact of inductive source degeneration on CE and CS circuits. Derive an expression for $Z_{\text {in }}$ under the assumption that $C_{g d}$ and $r_{o}$ of $M_{1}$ can be ignored. Examining the real part of the derived impedance, comment an whether ringing or oscillation problems can occur.
3. This problem focuses on the design of the broadband differential amplifier shown in Figure 3 based on the techniques described in class. Perform all computations based on the transistor models contained in the 0.18 u Spectre model file provided on MIT server in the file $/ \mathrm{mit} / 6.776 /$ Models/0.18u/cmos018.scs. For simplicity, assume all devices are the same size with transconductance $g_{m}$, all resistors are of the same value $R$, and that $C_{\text {fixed }}$, which corresponds to wiring capacitance, equals 10 fF .
(a) Using Spectre and Matlab, plot the $g_{m}$ versus $I_{d}$ curve for a diode-connected NMOS device of width 1.8 microns and length 0.18 microns. The value of $I_{d}$ should span from 0 to the value produced when $V_{g s}$ equals 1.8 V . Use the appropriate Spectre commands to extract the $g_{m}$ curve from the simulation as an ASCII file that is read in by Matlab.
(b) Compute the value of $C_{g s}$ for the transistor in part (a) under the assumption that the NMOS device is in saturation.
(c) Write a Matlab script that determines the value of $I_{d}$ at which the $g_{m}$ curve generated in part (a) intersects with the line $2\left(A / V_{s w}\right) I_{d}$, where $A$ corresponds to


Figure 3: A high speed differential amplifier.
the single-ended amplifier gain $\left(g_{m} R\right)$, and $V_{s w}$ corresponds to the single-ended amplifier swing $\left(I_{\text {bias }} R\right)$. State the values of $I_{d}$ that result with $A=3$ and $V_{s w}=1$ V , for $A=3$ and $V_{s w}=0.5 \mathrm{~V}$, and for $A=5$ and $V_{s w}=1 \mathrm{~V}$.
(d) Based on the results in part (c), compute the bandwidth of the amplifier for the case where $A=3$ and $V_{s w}=1 \mathrm{~V}$ under the restriction that the device has a width of 1.8 microns and a length of 0.18 microns.
(e) In the same manner as part (d), using the results of part(c), compute the bandwidth of the amplifier for the case where $A=3$ and $V_{s w}=0.5 \mathrm{~V}$ under the restriction that the device has a width of 1.8 microns and a length of 0.18 mi crons. Comment on the results of parts (c) - (e).
(f) Based on the results in part (c), what is the maximum bandwidth that can be achieved for $A=3$ and $V_{s w}=1 \mathrm{~V}$ when the device size can be arbitrarily set? What is the penalty to achieving the maximum bandwidth?
(g) In practice, a good compromise is to size the amplifiers such that their input load capacitance, i.e., $C_{g s}$, equals the fixed capacitance. Given this constraint, what is the appropriate device width and length, resistor load value $R$, and resulting bandwidth to achieve $A=3$ and $V_{s w}=1 \mathrm{~V}$ ? Comment on the rationale for this compromise.
(h) Based on the insight gained in this problem, write a Matlab script that determines the maximum gain that can be achieved with a single-stage amplifier bandwidth of $2.5 \mathrm{GHz}, 5 \mathrm{GHz}$, and 10 GHz . Assume that the devices are sized according to the constraint specified in part $(\mathrm{g})$, and that $V_{s w}=1 \mathrm{~V}$. State the values of gain that you achieve at each bandwidth setting.

