


Multilevel Memories

Joel Emer

Computer Science and Artificial Intelligence Laboratory Massachusetts Institute of Technology

> Based on the material prepared by Krste Asanovic and Arvind

CPU-Memory Bottleneck



Performance of high-speed computers is usually limited by memory *bandwidth* & *latency*

- Latency (time for a single access) Memory access time >> Processor cycle time
- Bandwidth (number of accesses per unit time) if fraction m of instructions access memory, ⇒1+m memory references / instruction ⇒ CPI = 1 requires 1+m memory refs / cycle



Core Memory

- Core memory was first large scale reliable main memory
 - invented by Forrester in late 40s at MIT for Whirlwind project
- Bits stored as magnetization polarity on small ferrite cores threaded onto 2 dimensional grid of wires
- Coincident current pulses on X and Y wires would write cell and also sense original state (destructive reads)
- Robust, non-volatile storage
- Used on space shuttle computers until recently
- Cores threaded onto wires by hand (25 billion a year at peak production)
- Core access time ~ 1µs

Image removed due to copyright restrictions.

DEC PDP-8/E Board, 4K words x 12 bits, (1968)




Semiconductor Memory, DRAM

- Semiconductor memory began to be competitive in early 1970s
 - Intel formed to exploit market for semiconductor memory
- First commercial DRAM was Intel 1103
 - 1Kbit of storage on single chip
 - charge on a capacitor used to hold value
- Semiconductor memory quickly replaced core in 1970s




One Transistor Dynamic RAM






Processor-DRAM Gap (latency)



October 3, 2005

Little's Law

Throughput (T) = Number in Flight (N) / Latency (L)




 \Rightarrow Table size = 1.2 * 100 = 120 entries

120 independent memory operations in flight!



DRAM Architecture



- Bits stored in 2-dimensional arrays on chip
- Modern chips have around 4 logical banks on each chip

– each logical bank physically implemented as many smaller arrays

DRAM Operation

Three steps in read/write access to a given bank

- Row access (RAS)
 - decode row address, enable addressed row (often multiple Kb in row)
 - bitlines share charge with storage cell
 - small change in voltage detected by sense amplifiers which latch whole row of bits
 - sense amplifiers drive bitlines full rail to recharge storage cells
- Column access (CAS)
 - decode column address to select small number of sense amplifier latches (4, 8, 16, or 32 bits depending on DRAM package)
 - on read, send latched bits out to chip pins
 - on write, change sense amplifier latches which then charge storage cells to required value
 - can perform multiple column accesses on same row without another row access (burst mode)
- Precharge
 - charges bit lines to known value, required before next row access

Each step has a latency of around 20ns in modern DRAMs

Various DRAM standards (DDR, RDRAM) have different ways of encoding the signals for transmission to the DRAM, but all share the same core architecture



Multilevel Memory

Strategy: <u>Hide</u> latency using small, fast memories called caches.


Caches are a mechanism to hide memory latency based on the empirical observation that the patterns of memory references made by a processor are often highly predictable:

	<u>FC</u>	
	96	
loop: ADD r2, r1, r1	100	What is the pattern of instruction
SUBI r3, r3, #1	104	
BNEZ r3, loop	108	memory addresses?
	112	

DC



Typical Memory Reference Patterns





Common Predictable Patterns

Two predictable properties of memory references:

- Temporal Locality: If a location is referenced it is likely to be referenced again in the near future.
- Spatial Locality: If a location is referenced it is likely that locations near it will be referenced in the near future.




Caches

Caches exploit both types of predictability:

- Exploit temporal locality by remembering the contents of recently accessed locations.
- Exploit spatial locality by fetching blocks of data around recently accessed locations.





- *size*: Register << SRAM << DRAM *why*?
- *latency:* Register << SRAM << DRAM why?
- *bandwidth:* on-chip >> off-chip

On a data access:

hit (data \in fast memory) \Rightarrow low latency access *miss* (data \notin fast memory) \Rightarrow long latency access *(DRAM)*

Fast mem. effective only if bandwidth requirement at B << A



why?


Management of Memory Hierarchy

- Small/fast storage, e.g., registers
 - Address usually specified in instruction
 - Generally implemented directly as a register file
 - but hardware might do things behind software's back, e.g., stack management, register renaming
- Large/slower storage, e.g., memory
 - Address usually computed from values in register
 - Generally implemented as a cache hierarchy
 - hardware decides what is kept in fast memory
 - but software may provide "hints", e.g., don't cache or prefetch



6.823 L7-16 Joel Emer

A Typical Memory Hierarchy c.2003



register file (part of CPU) (on-chip SRAM)



6.823 L7- 17 Joel Emer

Workstation Memory System (Apple PowerMac G5, 2003)

I mage removed due to copyright restrictions.

To view image, visit http://www.apple.com/powermac/pciexpress.html


- Dual 2GHz processors, each with 64KB Icache, 32KB D-cache, and 512KB L2 unified cache
- AGP Graphics Card, 533MHz, 32-bit bus, 2.
- 1GB/s1GHz, 2x32-bit bus, 16GB/s
- Up to 8GB DRAM, 400MHz, 128-bit bus, 6.4GB/s
- North Bridge Chip
- PCI-X Expansion, 133MHz, 64-bit bus, 1 GB/s






Five-minute break to stretch your legs

Inside a Cache





Cache Algorithm (Read)




Q: Which line do we replace?



6.823 L7- 21 Joel Emer


Placement Policy






October 3, 2005

Direct-Mapped Cache






Direct Map Address Selection higher-order vs. lower-order address bits






2-Way Set-Associative Cache





Fully Associative Cache





6.823 L7- 26 Joel Emer

Replacement Policy

In an associative cache, which block from a set should be evicted when the set becomes full?


- Random
- Least Recently Used (LRU)
 - LRU cache state must be updated on every access
 - true implementation only feasible for small sets (2-way)
 - pseudo-LRU binary tree often used for 4-8 way
- First In, First Out (FIFO) a.k.a. Round-Robin
 - used in highly associative caches
- Not Least Recently Used (NLRU)
 - FIFO with exception for most recently used block

This is a second-order effect. Why?



Block Size and Spatial Locality

Block is unit of transfer between the cache and memory



Larger block size has distinct hardware advantages

- less tag overhead
- exploit fast burst transfers from DRAM
- exploit fast burst transfers over wide busses


What are the disadvantages of increasing block size?




Average Cache <u>Read</u> Latency

 α is HIT RATIO: Fraction of references in cache 1 - α is MISS RATIO: Remaining references

Average access time for serial search:



Average access time for parallel search:



t_c is smallest for which type of cache?



6.823 L7- 29 Joel Emer

Improving Cache Performance

Average memory access time = Hit time + Miss rate x Miss penalty

To improve performance:


- reduce the miss rate (e.g., larger cache)
- reduce the miss penalty (e.g., L2 cache)
- reduce the hit time

What is the simplest design strategy?



6.823 L7- 30 Joel Emer

Write Performance





October 3, 2005

Write Policy

- Cache hit:
 - write through: write both cache & memory
 - generally higher traffic but simplifies cache coherence
 - write back: write cache only (memory is written only when the entry is evicted)
 - a dirty bit per block can further reduce the traffic
- Cache miss:
 - no write allocate: only write to main memory
 - write allocate (aka fetch on write): fetch into cache
- Common combinations:
 - write through and no write allocate
 - write back with write allocate






Thank you !



Backup

6.823 L7- 34 Joel Emer

DRAM Packaging



Images removed due to copyright

restrictions.




۲

6.823 L7- 35 Joel Emer

CSAIL

Double-Data Rate (DDR2) DRAM



October 3, 2005