Tutorial #2 Verilog Simulation Toolflow

Tutorial Notes Courtesy of Christopher Batten



iurey TC

A Hodgepodge Of Information

- C sour e ana e ent syste
- Bro sin a C repository ith ie s
- a efile erilo uil syste
- ritin asse ly
- sin the isasse ler
- sin tra e output instea of a efor s

Concurrent Versions System

- central repository ontains all erilo o e as ell as infor ation on ho han e hat an hen
- sers checkout a opy of the erilo o e e it it an then commit their o ifie ersion
- sers an see hat has han e to help tra
 o n u s an this allo s ultiple users to or
 on the sa e erilo o e at the sa e ti e
- ur repository is at it sroot ut you shoul ne er a ess the repository ire tly nstea use C o an s of the follo in for
 - % cvs <commandname>
 - % cvs help

6.884 CVS Repository

There are three pri ary types of top le el ire tories in the repository

a ples e eryone has a ess n i i ual ire tories only you ha e rea rite ro e t ire tories e eryone has a ess

To he out the e a ples an try the out use % cvs checkout examples

To he out your in i i ual ire tory use % cvs checkout <MIT server-username>

CVS Basics

Co on C o an s	
- cvs checkout pname	Checkout a working copy
- cvs update pname	Update working dir vs. repos
- cvs commit [filelist]	Commit your changes
- cvs add [filelist]	Add new files/dirs to repos
- cvs diff	See how working copy differs

et the C T en iron ent aria le to han e hi h e itor is use hen ritin lo essa es

6.884 CVS Repository

se the follo in o an sto he out the ips sta e test harness test pro ra s et an then put the into your o n s ire tory

- % cvs checkout 2005-spring/cbatten
- % cd 2005-spring/cbatten
- % cvs export -r HEAD examples/mips2stage
- % mv examples/mips2stage .
- % rm -rf examples
- % find mips2stage | xargs cvs add
- % <start to make your additions>
- % cvs add [new files]
- % cvs update
- % cvs commit

Using CVS Tags

y oli ta s are a ay to ar all the files in your pro e t at a ertain point in the pro e t e elop ent ou an then later he out the hole pro e t e a tly as it e iste pre iously ith the ta













Use Viewcvs for Repository Browsing

ie s is a on enient tool for ro sin the s repository throu h a e interfa e se the start ie s o an to start the ie s e ser er then point your lo al ro ser to http lo alhost

✓ ViewCVS standalone						
View CVS standalone server at http://localhost:6884/						
open browser quit serving						
enable cvsgraph (needs binary)						
👅 enable enscript (needs binary)						
🔲 show subdir last mod (dir view)						
🔲 allow regular expr search						
Chooose HTML Template for the Directory pages:						
templates/directory.ezt						
 directory.ezt 						
💊 dir_alternate.ezt						
Chooose HTML Template for the Log pages:						
templates/log.ezt						
🔶 log.ezt						
💊 log_table.ezt						
Template for the database query page:						
templates/query.ezt						
🔶 query.ezt						

mkasic.pl \rightarrow Makefiles

hy not use a efiles to start out ith epen en y tra in is less ne essary iffi ult to i ple ent so e operations

hy are e han in no a efiles are ore fa iliar to any of you epen en y tra in ill e o e ore useful ith the a ition of test inary eneration an Bluespe o pilation

Using the Makefiles

Create a uil ire tory then use onfi ure pl to reate a a efile an then use arious a e tar ets to reate arious enerate pro u ts nli e asi pl e ill e pla in u h ore enerate pro u t ire tly in the uil ire tory

gcd/

- Makefile.in
- configure.pl
- verilog/

gcd_behavioral.v

gcd_rtl.v

config/

gcd behavioral.mk

gcd_rtl.mk

tests/

gcd-test.dat

- % cvs checkout examples
- % cd examples/gcd
- % mkdir build-gcd-rtl
- % cd build-gcd-rtl
- % ../configure.pl ../config/gcd_rtl.mk
- % make simv
- % ./simv
- % vcs -RPP &

Modifying the config/*.mk Files

nala ous to asi pl f files e ept these use stan ar a e onstru ts

Configuration makefile module

verilog_src_dir	= verilog
verlog_toplevel	= gcd_test
verilog_srcs	= gcd_rtl.v

vcs specific options
vcs_extra_options = -PP

```
# unit test options
utests_dir = tests
utests = gcd-test.dat
```

Using the Makefiles with mips2stage

- % cvs checkout 2005-spring/cbatten/mips2stage
- % cd spring-2005/cbatten/mips2stage
- % mkdir build
- % cd build
- % ../configure.pl ../config/mips2stage.mk
- % make simv
- % make self_test.bin
- % make self_test.vmh
- % ./simv +exe=self_test.vmh
- % make run-tests

You can just use make run-tests and the dependency tracking will cause the simulator and the tests to be built before running the tests



Lab Checkoff Procedure

e ill e usin the follo in pro e ure to he off la so please a e sure these steps or on a lean uil

f the la finale ta oes not e ist then e ill ust he out the ost re ent ersion

% cvs checkout -r lab1-final \setminus

2005-spring/cbatten/mips2stage

- % cd 2005-spring/cbatten/mips2stage
- % mkdir build
- % cd build
- % ../configure.pl ../config/mips2stage.mk
- % make simv
- % make run-tests
- % <run simv with some other tests>

Writing SMIPS Assembly

ur asse ler ta es as input asse ly o e ith arious test a ros in the follo in for at



Writing SMIPS Assembly

ou an fin the asse ly for at for ea h instru tion in the pro essor spe ne t to the instru tion ta les

se self test as an e a ple

31	26	25 21	20 16	15 11	10 6	5	
ope	ode	rs	rt	rd	shamt	funct	R-type
ope	ode	rs	rt		immediate		I-type
ope	ode			target			J-type
		Los	ad and Sto	re Instructi	ons		
1000	011	base	dest	8	igned offse	et	LW rt, offset(rs)
1010	011	base	dest	8	igned offse	et	SW rt, offset(rs)
		I-Type	Computa	tional Instr	uctions		
0010	001	src	dest	sign	ned immed	liate	ADDIU rt, rs, signed-imm
0010	010	src	dest	sign	ned immed	liate	SLTI rt, rs, signed-imm.
0010	011	src	dest	sign	ned immed	liate	SLTIU rt, rs, signed-imm.
001	100	src	dest	zero-	ext. imme	ediate	ANDI rt, rs, zero-ext-imm
001	101	src	dest	zero-	ext. imme	ediate	ORI rt, rs, zero-ext-imm.
001	110	src	dest	zero-	ext. imme	ediate	XORI rt, rs, zero-ext-imm
001	111	00000	dest	zero-	ext. imme	ediate	LUI rt, zero-ext-imm.
		R-Type	e Computa	ational Insti	ructions		
0000	000	00000	src	dest	shamt	000000	SLL rd, rt, shamt
0000	000	00000	src	dest	shamt	000010	SRL rd, rt, shamt
0000	000	00000	src	dest	shamt	000011	SRA rd, rt, shamt
0000	000	rshamt	src	dest	00000	000100	SLLV rd, rt, rs
0000	000	rshamt	src	dest	00000	000110	SRLV rd, rt, rs
0000	000	rshamt	src	dest	00000	000111	SRAV rd, rt, rs
0000	000	src1	src2	dest	00000	100001	ADDU rd, rs, rt
0000	000	src1	src2	dest	00000	100011	SUBU rd, rs, rt
0000	000	src1	src2	dest	00000	100100	AND rd, rs, rt
0000	000	srcl	src2	dest	00000	100101	OR rd, rs, rt
0000	000	src1	src2	dest	00000	100110	XOR rd, rs, rt
0000	000	src1	src2	dest	00000	100111	NOR rd, rs, rt
0000	000	srcl	src2	dest	00000	101010	SLT rd, rs, rt
0000	000	src1	src2	dest	00000	101011	SLTU rd, rs, rt
1		Jum	p and Bra	nch Instruc	tions		
0000	010			target			J target
0000	011		00000	target		00100/	JAL target
0000	000	src	00000	00000	00000	001000	JR rs
0000	100	src	00000	dest	00000	00100.	JALK rd, rs
000	100	src1	src2	signed offset		et	BEQ is, rt, offset
000	110	src1	src2	signed offset		et	BNE IS, It, offset
000	110	src	00000	8	signed offset		BLEZ IS, offset
000	111	src	00000	signed offset		30	BG1Z rs, offset
0000	001	src	00000	signed offset		et	BLIZ IS, Oliset
0000	000001 src 00001 signed offset			et	BGEZ is, offset		
System Coprocessor (COP0) Instructions			MECO at ad				
010	000	00000	dest	copusrc	00000	000000	MTC0 rt, rd
L 010	000	00100	arc	coputest	00000	000000	MICOR, ra

Writing SMIPS Assembly

ur asse ler a epts three types of re ister spe ifier for ats

```
addiu r2, r0, 1
mtc0 r2, r21
loop: beq r0, r0, loop
```

```
addiu $2, $0, 1
mtc0 $2, $21
loop: beq $0, $0, loop
```

addiu t0, zero, 1 mtc0 t0, \$21 loop: beq zero, zero, loop Traditional namesfor MIPS calling convention

Writing SMIPS Assembly (at)

The asse ler reser es r for a roe pansion an ill o plain if you try an use it ithout e pli itly o erri in the asse ler

#include <smipstest.h>
TEST_SMIPS

TEST_CODEBEGIN

.set noat
addiu r1, zero, 1
mtc0 r1, r21
loop: beq zero, zero, loop
.set at

Assembler directive which tells the assembler not to use r1 (at = assembler temporary)

TEST_CODEEND

Writing SMIPS Assembly (reorder)

By efault the ran h elay slot is not visible The asse ler han les fillin the ran h elay slot unless you e pli itly ire t it not to

```
#include <smipstest.h>
TEST_SMIPS
```

TEST_CODEBEGIN

.set noreorder addiu r2, zero, 1 mtc0 r2, r21 loop: beq zero, zero, loop nop .set reorder

Assembler directive which tells the assembler not to reorder instructions – programmer is responsible for filling in the delay slot

TEST_CODEEND

Use smips-objdump for Disassembly

entually the isasse le instru tions ill sho up in the h file ut it is still useful to ire tly isasse le the inary

```
#include <smipstest.h>
TEST_SMIPS
```

```
TEST_CODEBEGIN
addiu r2, zero, 1
mtc0 r2, r21
loop: beq zero, zero, loop
TEST_CODEEND
```

% make simple_test.bin
% smips-objdump -D simple_test.bin

Examining Assembler Output

#include <smipstest.h>
TEST_SMIPS

TEST_CODEBEGIN

.set noat
addiu r1, zero, 1
mtc0 r1, r21
loop: beq zero, zero, loop
.set at
TEST CODEEND

```
00001000 < testresets>:
    1000: 40806800 mtc0 $zero,$13
    1004: 0000000 nop
    1008: 40805800 mtc0 $zero,$11
    100c: 3c1a0000 lui $k0,0x0
    1010: 8f5a1534 lw $k0,5428($k0)
    1014: 409a6000 mtc0 $k0,$12
    1018: 3c1a0000 lui $k0,0x0
    101c: 275a1400 addiu $k0,$k0,5120
    1020: 03400008 jr $k0
    1024: 42000010 rfe
00001100 < testexcep>:
    1100: 401a6800 mfc0 $k0,$13
    1104: 0000000 nop
    <snip>
00001400 < testcode>:
    1400: 24010001 li $at,1
    1404: 4081a800 mtc0 $at,$21
0001408 <loop>:
    1408: 1000ffff b 1408 <loop>
    141c: 3c080000 lui $t0,0x0
    1420: 8d081530 lw $t0,5424($t0)
    1424: 3c01dead lui $at,0xdead
    1428: 3421beef ori $at,$at,0xbeef
    142c: 11010003 beg $t0,$at,143c <loop+34>
    1438: 0000000d break
    143c: 24080001 li $t0,1
    1440: 4088a800 mtc0 $t0,$21
    1444: 1000ffff b 1444 <loop+3c>
```

Examining Assembler Output

#include <smipstest.h>
TEST_SMIPS

TEST_CODEBEGIN

.set noat
addiu r1, zero, 1
mtc0 r1, r21
loop: beq zero, zero, loop
.set at
TEST CODEEND

```
00001000 < testresets>:
   1000: 40806800 mtc0 $zero,$13
    1004: 00000000 nop
    100: 40805800 mtc0 $zer0,$11
   100c: 3c1a0000 lui $k0,0x0
   1010: 8f5a1534 lw $k0,5428($k0)
   1014: 409a000 mic0 $k0,$12
   1018: 3c1a000 1ui $k0,0x0
   101c: 275a1400 addiu $k0,$k0,5120
   1020: 03400008 jr $k0
   1024: 2000010 rfe
00001100 < testexcep>:
   1700: 401a6800 mfc0 $k0,$1
   1104: 00000000 nop
   <snip>
00001400 < testcode>:
   1400: 24010001 li $at,1
   1404: 4081a800 mtc0 $at,$21
0001408 <loop>:
   1408: 1000ffff b 1408 <loop>
   141c: 3c080000 lui $t0,0x0
   1420: 8d081530 lw $t0,5424($t0)
   1424: 3c01dead lui $at,0xdead
   1428: 3421beef ori $at,$at,0xbeef
   142c: 11010003 beg $t0,$at,143c <loop+34>
   1438: 0000000d break
   143c: 24080001 li $t0,1
   1440: 4088a800 mtc0 $t0,$21
```

```
1444: 1000ffff b 1444 <loop+3c>
```

Trace Output Instead of Waveforms

t is so eti es ery useful to use isplay alls fro the test harness to reate y le y y le tra e output instea of pourin throu h a efor s

```
CYC: 0 [pc=00001000] [ireg=xxxxxx] [rd1=xxxxxx] [rd2=xxxxxx] [wd=00001004] tohost=0CYC: 1 [pc=00001004] [ireg=08000500] [rd1=0000000] [rd2=0000000] [wd=00001008] tohost=0CYC: 2 [pc=00001400] [ireg=0000000] [rd1=0000000] [rd2=0000000] [wd=0000000] tohost=0CYC: 3 [pc=00001404] [ireg=24010001] [rd1=0000000] [rd2=xxxxxx] [wd=00000001] tohost=0CYC: 4 [pc=00001408] [ireg=4081a800] [rd1=xxxxxx] [rd2=0000001] [wd=0000140c] tohost=0CYC: 5 [pc=00001402] [ireg=1000ffff] [rd1=0000000] [rd2=0000000] [wd=00001410] tohost=1CYC: 6 [pc=00001408] [ireg=0000000] [rd1=0000000] [rd2=0000000] [wd=000000] tohost=1
```

Trace Output Instead of Waveforms

t is so eti es ery useful to use isplay alls fro the test harness to reate y le y y le tra e output instea of pourin throu h a efor s

```
#include <smipstest.h>
TEST_SMIPS
TEST_CODEBEGIN
.set noat
addiu r1, zero, 1
mtc0 r1, r21
loop: beq zero, zero, loop
.set at
TEST_CODEEND
CYC: 0 [pc=00001000] [ireg=xxxxxxx] [rd1=xxxxxxx] [rd2=xxxxxxx] [wd=00001004] tohost= 0
CYC: 1 [pc=00001004] [ireg=08000500] [rd1=0000000] [rd2=00000000] [wd=00001008] tohost= 0
CYC: 2 [pc=00001400] [ireg=00000000] [rd1=0000000] [rd2=00000000] [wd=0000000] tohost= 0
```

```
CYC: 3 [pc=00001404] [ireg=24010001] [rd1=00000000] [rd2=xxxxxxx] [wd=00000001] tohost= 0
CYC: 4 [pc=00001408] [ireg=4081a800] [rd1=xxxxxxx] [rd2=00000001] [wd=0000140c] tohost= 0
```

```
CYC: 5 [pc=0000140c] [ireg=1000ffff] [rd1=00000000] [rd2=00000000] [wd=00001410] tohost= 1
CYC: 6 [pc=00001408] [ireg=00000000] [rd1=00000000] [rd2=00000000] [wd=00000000] tohost= 1
```

Final Notes

Lab Assignment 1

ont orry a out s a e for no sin e ill e finishin settin this up this afternoon

lease rite at least one other s all test it too e a lon ti e to et the asse ly tool hain or in

ou ust erify that the he off pro e ure or s

our erilo ill e he e out auto ati ally ri ay at p

Lab Assignment 2

ynthesi e yourt o sta e ips pro essor

ssi ne on ri ay an ue the follo in ri ay e

ill or on a synthesis tutorial o er the ee en an e ail it out on on ay