Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.976 High Speed Communication Circuits and Systems

Mid-Term Exam

Copyright © 2003 by Michael H. Perrott

Name

Problem 1

Problem 2

Problem 3

Problem 4

Total

1. (20 points) Consider the circuit network connected to lossless transmission lines of characteristic impedance $Z_{1}$ and $Z_{2}$ as shown in the figure below. Assume in all cases that $\mathrm{Z}_{1}$ and $\mathrm{Z}_{2}$ are purely real.

a. Derive an expression for $\mathrm{S}_{11}$ in terms of $\mathrm{Z}_{1}, \mathrm{Z}_{2}, \mathrm{R}_{1}$, and $\mathrm{C}_{1}$.
b. Derive an expression for $S_{22}$ in terms of $Z_{1}, Z_{2}, R_{1}$, and $C_{1}$.
c. Derive an expression for $\mathrm{S}_{21}$ in terms of $\mathrm{Z}_{1}, \mathrm{Z}_{2}, \mathrm{R}_{1}$, and $\mathrm{C}_{1}$.
d. Consider the case where a pulse is launched down the left transmission line (with impedance $\mathrm{Z}_{1}$ ). Will the initial portion of the voltage reflection back down the left transmission line be positive, negative, or zero given $\mathrm{Z}_{1}=50 \mathrm{Ohms}, \mathrm{R}_{1}=75 \mathrm{Ohms}$, $\mathrm{C}_{1}=1 \mathrm{pF}$, and $\mathrm{Z}_{2}=100$ Ohms? Explain your answer.
e. Consider the case where a pulse is launched down the right transmission line (with impedance $\mathrm{Z}_{2}$ ). Will the initial portion of the voltage reflection back down the right transmission line be positive, negative, or zero given $\mathrm{Z}_{1}=50 \mathrm{Ohms}, \mathrm{R}_{1}=75 \mathrm{Ohms}$, $\mathrm{C}_{1}=1 \mathrm{pF}$, and $\mathrm{Z}_{2}=100$ Ohms? Explain your answer.
2. (25 points) Now consider the linearized VCO model shown in the figure below.

a. Calculate the value of $g_{m}$ for the negative resistance amplifier for which steadystate oscillation is achieved.
b. Given the linearized VCO model illustrated on the previous page, derive an expression for the phase noise of the oscillator, $\mathrm{L}(\Delta \mathrm{f})$. Your expression should be a function of $\mathrm{A}_{\mathrm{in}}, \mathrm{R}, \mathrm{Q}$ of the tank, and kT .
c. State the difference (in dB ) between the minimum phase noise that can be achieved with the oscillator shown in the initial figure of this problem versus the oscillator shown below. Assume that the voltage swing at the active element output, $\mathrm{A}_{\mathrm{in}}$, is constrained in value to 2 V for both VCO structures, whereas the voltage across the tank itself is not constrained in either case.

3) ( 25 points) Consider the CMOS mixer shown below. Assume for all parts in this problem that the frequency of the RF input, $\mathrm{V}_{\mathrm{RF}}$, is 900 MHz , while the frequency of the LO output, $\mathrm{V}_{\mathrm{LO}}$, is 1 GHz . Also assume for all parts that the opamp has zero offset voltage, infinite DC gain, and infinite unity gain bandwidth.

a. Calculate the conversion gain of the mixer given that the channel resistance of $\mathrm{M}_{1}$ (from source to drain) is infinite when $\mathrm{V}_{\mathrm{LO}}=0 \mathrm{~V}$, and equals $1 \mathrm{k} \Omega$ when $\mathrm{V}_{\mathrm{LO}}=$ 1.8 V .
b. Calculate IIP3 of the mixer (in units of peak voltage squared, $\mathrm{V}_{\mathrm{p}}{ }^{2}$ ) given that the channel resistance of $\mathrm{M}_{1}$ (from source to drain) is infinite when $\mathrm{V}_{\mathrm{LO}}=0 \mathrm{~V}$, but equals the following expression when $\mathrm{V}_{\mathrm{LO}}=1.8 \mathrm{~V}$ :

$$
\text { Channel resistance }=\mathrm{dV}_{\mathrm{ds}} / \mathrm{dI}_{\mathrm{d}}=1 \mathrm{k} \Omega /\left(\mathrm{V}_{\mathrm{gs}}-0.8 \mathrm{~V}-\mathrm{V}_{\mathrm{ds}}^{2} / 2\right)
$$

4) (30 points) Consider the distributed amplifier shown below consisting of N transistors whose input and outputs are connected through lossless transmission lines with characteristic impedance $\mathrm{Z}_{0}$. For all parts to follow, ignore all loading effects of the transistors (i.e., ignore $\mathrm{C}_{\mathrm{gs}}, \mathrm{C}_{\mathrm{gd}}, \mathrm{C}_{\mathrm{db}}$, and $\mathrm{r}_{\mathrm{o}}$ ), and assume that all transmission line sections have equal delay. Also, ignore induced gate noise, and assume that the drain noise of each transistor is related to its transconductance as

$$
\frac{\overline{\mathrm{i}_{\mathrm{d}}^{2}}}{\Delta \mathrm{f}}=4 \mathrm{kT} 2 \mathrm{~g}_{\mathrm{m}}
$$

In addition, assume that a fixed current density is chosen for the transistors such that the transconductance for each transistor is related to its bias current as

$$
g_{m}=\alpha \cdot I_{\text {bias }}
$$


a. Compute the overall gain of the amplifier $\left(\mathrm{v}_{\text {out }} / \mathrm{v}_{\text {in }}\right)$ as a function of the number of stages in the amplifier, N . Your answer should be expressed in terms of $\mathrm{I}_{\text {bias }}, \alpha$, $\mathrm{Z}_{\mathrm{o}}$, and N .
b. Compute the noise factor of the overall amplifier as function of N. Your answer should be expressed in terms of $\mathrm{I}_{\text {bias }}, \alpha, \mathrm{kT}, \mathrm{Z}_{\mathrm{o}}$, and N .

Suppose that loading by the transistors can only be neglected if their individual area, $A_{t}$, is smaller than $A_{0}$. Assume that a specific current density is desired for each transistor such that its area is related to its bias current as

$$
A_{t}=\beta \cdot I_{\text {bias }}
$$

Given this constraint, derive expressions for the following parts (c) and (d)
c. Determine the minimum number of stages, N , that are required to achieve an overall amplifier gain ( $\mathrm{v}_{\text {out }} / \mathrm{v}_{\text {in }}$ ) of G . For simplicity, assume that N does not need to be expressed as an integer value.
d. Suppose you desire to achieve the best noise factor given a fixed overall gain, G. Do you do better, worse, or the same for noise factor if you set N higher than the minimum value calculated in the previous part? Explain your answer.

