MITOPENCOURSEWARE MASSACHUSETTS INSTITUTE OF TECHNOLOGY

6.976 High Speed Communication Circuits and Systems Lecture 18 Design and Simulation of Frequency Synthesizers

> Michael Perrott Massachusetts Institute of Technology

Copyright © 2003 by Michael H. Perrott

Outline

- Closed-Loop Design of Frequency Synthesizers
 - Introduction
 - Background on Classical Open Loop Design Approach
 - Closed Loop Design Approach
 - Example and Verification
 - Conclusion
- Fast and Accurate Simulation of Frequency Synthesizers
 - Introduction
 - Difficulties of Traditional Approaches
 - Proposed Method
 - Example and Verification
 - Conclusion

$\Sigma - \Delta$ Fractional-N Frequency Synthesizer

- Focus on this architecture since it is essentially a "super set" of other synthesizers, including integer-N and fractional-N
 - If we can design and simulate this structure, we can also do so for classical integer-N designs



Frequency-domain Model



Aug. 2002 for details

Closed loop dynamics parameterized by

$$G(f) = \frac{A(f)}{1 + A(f)}$$

where

$$A(f) = \frac{\alpha I_{cp} H(f) K_V}{N_{nom} 2\pi j f}$$

M.H. Perro

Review of Classical Design Approach

Given the desired closed-loop bandwidth, order, and system type:

- **1.** Choose an appropriate topology for H(f)
 - Depends on order, type
- 2. Choose pole/zero values for H(f) as appropriate for the required bandwidth
- 3. Adjust the open-loop gain to achieve the required bandwidth while maintaining stability
 - Plot gain and phase bode plots of A(f)
 - Use phase (or gain) margin criterion to infer stability

Example: First Order, Type I with Parasitic Poles



M.H. Perrott

First Order, Type I: Frequency and Step Responses



Limitations of Open Loop Design Approach

- Constrained for applications which require precise filter response
- Complicated once parasitic poles are taken into account
- Poor control over filter shape
- Inadequate for systems with third order rolloff
 - Phase margin criterion based on second order systems



Closed loop design approach: Directly design G(f) by specifying dominant pole and zero locations on the s-plane (pole-zero diagram)

Closed Loop Design Approach: Overview

- G(f) completely describes the closed loop dynamics
 - Design of this function is the ultimate goal



Closed Loop Design Approach

- Instead of indirectly designing G(f) using plots of A(f), solve for G(f) directly as a function of specification parameters
- Solve for A(f) that will achieve desired G(f)
- Account for the impact of parasitic poles/zeros

Closed Loop Design Approach: Implementation

- Download PLL Design Assistant Software at http://www-mtl.mit.edu/research/perrottgroup/tools.html
- Read accompanying manual
- Algorithm described by C.Y. Lau et. al. in "Fractional-N Frequency Synthesizer Design at the Transfer Function Level Using a Direct Closed Loop Realization Algorithm", Design Automation Conference, 2003

Definition of Bandwidth, Order, and Shape for G(f)



- Bandwidth f_o
 - Defined in asymptotic manner as shown
- Order n
 - Defined according to the rolloff characteristic of G(f)
- Shape
 - Defined according to standard filter design methodologies
 - Butterworth, Bessel, Chebyshev, etc.

Definition of Type

- Type I: one integrator in PLL open loop transfer function
 - VCO adds on integrator
 - Loop filter, H(f), has no integrators
- Type II: two integrators in PLL open loop transfer function
 - Loop filter, H(f), has one integrator



Loop Filter Transfer Function Vs Type and Order of G(f)

H(s) Topology For Different Type and Orders of G(f)



Practical PLL implementations limited to above

- Prohibitive analog complexity for higher order, type
- Open loop gain, K, will be calculated by algorithm

Loop filter gain related to open loop gain as shown above M.H. Perrott

Passive Topologies to Realize a Second Order PLL



DAC is used for Type I implementation to coarsely tune VCO

Allows full range of VCO to be achieved

Passive Topologies to Realize a Third Order PLL



Inductor is necessary to create a complex pole pair
Must be implemented off-chip due to its large value

Problem with Passive Loop Filter Implementations

- Large voltage swing required at charge pump output
 - Must support full range of VCO input
- Non-ideal behavior of inductors (for third order G(f) implementations)
 - Hard to realize large inductor values
 - Self resonance of inductor reduces high frequency attenuation



Alternative: active loop filter implementation

Guidelines for Active Loop Filter Design

- Use topologies with unity gain feedback in the opamp
 - Minimizes influence of opamp noise



- Perform level shifting in feedback of opamp
 - Fixes voltage at charge pump output



Prevent fast edges from directly reaching opamp inputs

Will otherwise cause opamp to be driven into nonlinear region of operation

M.H. Perrott

Active Topologies To Realize a Second Order PLL



- Follows guidelines from previous slide
- Charge pump output is terminated directly with a high Q capacitor
 - Smooths fast edges from charge pump before they reach the opamp input(s)

M.H. Perrott

MIT OCW

Active Topologies To Realize a Third Order PLL



Follows active implementation guidelines from a few slides ago

M.H. Perrott

Example Design

- Type II, 3rd order, Butterworth, $f_o = 300$ kHz, $f_z/f_o = 0.125$
 - No parasitic poles
- Required loop filter transfer function can be found from table:

$$\Rightarrow H(s) = \frac{K_{LF} \left(1 + \frac{s}{w_z}\right)}{s \left(1 + \frac{s}{w_p Q_p} + \left(\frac{s}{w_p}\right)^2\right)} \quad \text{where}$$
$$K_{LF} = \frac{N_{nom} K}{\alpha I_{cp} K_v}$$

Use PLL Design Assistant to Calculate Parameters

$$H(s) = \frac{K_{LF} \left(1 + \frac{s}{w_z} \right)}{s \left(1 + \frac{s}{w_p Q_p} + \left(\frac{s}{w_p} \right)^2 \right)} \quad \text{where} \quad K_{LF} = \frac{N_{nom} K}{\alpha I_{cp} K_v}$$

Dynamic Parameters	paris. pole		Ηz	On	Noise Parameters			
fo 300e3 Hz	paris. Q			On	ref. freq Hz			
order C1 C2 @ 3	paris. pole	ł	Ηz	On	out freq.			
shape 💿 Butter 🔿 Bessel	paris. Q			On	Detector III			
C Cheby1 C Cheby2 C Elliptical	paris. pole	ŀ	Ηz	On				
ripple dB	paris. pole	H	Ηz	On	VCO dBc/Hz	Un		
type C 1 @ 2	paris. zero		Ηz	On	freq. offset Hz			
fz/fo 0.125 Hz	paris. zero	ŀ	Ηz	On	S-D C1 C2 On .	On		
Resulting Open Loop Parameters			Resulting Plots and Jitter					
• K: 2.538e+011 alter: On					Pole/Zero Diagram C Transfer Function			
fp: 4.583e+005 Hz alter: On		A	Apply		Step Response C Noise Plot			
fz: 3.750e+004 Hz, alt	er: On				Xmin? Xmax? Ymin? Ymax?	<u> </u>		
•Qp: <mark>7.050e-001</mark> alt	er: On			rmsj	s jitter:			
Written by Michael Perrott (http://www-mtl.mit.edu/~perrott)								

Resulting Step Response and Pole/Zero Diagram



M.H. Perrott

MIT OCW

Impact of Open Loop Parameter Variations

Dynamic Parameters	paris. pole	Hz On	Noise Parameters		
fo 300e3 Hz	paris. Q	On On	ref. freq Hz		
order C1 C2 @ 3	paris. pole	Hz Un	out freq. Hz		
Shape • Butter • Bessel • Chebyl • Chebyl • Elliptical	paris. U	Un D	Detector dBc/Hz On		
	paris. pole	Hz Un	VCO dBc/Hz On		
	paris. pole	Hz Un	freq. offset		
type 01 0 2	paris. zero	Hz Un	S-D C1C2 On On		
fz/fo 0.125 Hz	paris. zero	Hz Un	030405		
Resulting Open Loop Parameters Resulting Plots and Jitter					
K: 2.538e+011	er: -0.2:0.2:0.2 On	1	C Pole/Zero Diagram C Transfer Function		
fp: 4.583e+005 Hz alt	er: -0.2:0.2:0.2 On	Apply	Vmin2 Vmay2 Vmin2 Vmay2		
fz: 3.750e+004 Hz alt	er: On				
Qp: 7.050e-001	er: On	rms	jitter:		

Open loop parameter variations can be directly entered into tool

Resulting Step Responses and Pole/Zero Diagrams



Impact of variations on the loop dynamics can be visualized instantly and taken into account at early stage of design

M.H. Perrott

Design with Parasitic Pole

Include a parasitic pole at nominal value f_{p1} = 1.2MHz



Dynamic Parameters	paris. pole 1.2e6 Hz Dn			Noise Parameters				
fo 300e3 Hz	patis: Q		On	ref. freq Value? Hz				
order C1 C2 © 3	paris.pole	Hz .	On	out freq. Value? Hz				
shape 💿 Butter 🔿 Bessel	paris. Q		On	Detector dBo/				
C Cheby1 C Cheby2 C Elliptical	paris. pole	Hz	On					
ripple dB	paris. pole	Hz	On					
type C1 €2	paris. zero	Hz	On	freq. offset Hz				
fz/fo 1/8 Hz	paris. zero	Hz	On		On			
Resulting Open Loop Par	Resulting Open Loop Parameters Resulting Plots and Jitter							
K: 2.294e+011	er: On			© Pole/Zero Diagram © Transfer	Function			
fp: 4.841e+005 Hz alt	er: On On	Apply	- 18	C Step Response C Noise Pl	ot			
fz: 3.750e+004 Hz alt	er: On L			Xmin? Xmax? Ymin?	Ymax?			
Op: 7.931e-001 alt	er: On		rms j	jitter:				
Written by Michael Perrott (http://www-mtl.mit.edu/~perrott)								

rightarrow K, f_p and Q_p are adjusted to obtain the same dominant pole locations *M.H. Perrott*

MIT OCW

Noise Estimation

Phase noise plots can be easily obtained

 Jitter calculated by integrating over frequency range

	188 ⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸⁸							
Dynamic Parameters	paris. pole		Hz	On		Noise Param	neters	
fo 300e3 Hz	paris. Q			On	ref. freq	20e6	, Hz	
order C1 C2 @ 3	paris. pole		Hz	Op	out freq.	1.84e9	Hz	
shape • Butter • Bessel	paris. Q			Øn	Detector	-75.9	dBc/Hz	
Chebyl Cheby2 C Elliptical	paris. pole		Hz	On		10.0		
ripple dB	paris. pole		Hz	On		-139.3	dBc/Hz	On
Mpe C1 02	paris zero		— H7	On	freq. offs	et 5e6	Hz	
ta Mo 0.125 Hz	naris zero		— '''	On	S-D C1			On
12/10			Πζ			4 9 5		
Resulting Open Loop Parameters Resulting Plots and Jitter								
K: 2.538e+011 alt	er:	On			C Pole/Z	ero Diagram 🛛 🔿 T	ransfer Functi	on
fo: 4.583e+005	er		Appl	y	🔿 Step R	esponse 💿 N	loise Plot	
					1e4	1e8 -180 -	-60	
tz: 3.750e+004 Hz alt	er:	On			-			
Qp: 7.050e-001 alt	er:	On	1	rmsj	jitter: 13.791	ps		

Calculated Versus Simulated Phase Noise Spectrum

Without parasitic pole:



Calculated Versus Simulated Phase Noise Spectrum

With parasitic pole at 1.2 MHz:



Noise under Open Loop Parameter Variations



Impact of open loop parameter variations on phase noise and jitter can be visualized immediately

M.H. Perrott

MIT OCW

Conclusion

- New closed loop design approach facilitates:
 - Accurate control of closed loop dynamics
 - Bandwidth, Order, Shape, Type
 - Straightforward design of higher order PLL's
 - Direct assessment of impact of parasitic poles/zeros
- Techniques implemented in a GUI-based CAD tool

- Beginners can quickly come up to speed in designing PLL's
- Experienced designers can quickly evaluate the performance of different PLL configurations

Simulation of Frequency Synthesizers

Impact of Synthesizer Noise



M.H. Perrott

Impact of Synthesizer Dynamic Behavior



Settling time must be fast to support channel hopping requirements

M.H. Perrott

What Do We Want From a Simulator?

- Accurate estimation of synthesizer performance
 - Noise spectral density
 - Dynamic behavior
- Fast computation to allow use in IC design flow
- Simple to use
 - C++, Verilog, Matlab

Background Information

Integer-N Frequency Synthesizer



- VCO produces high frequency sine wave
- Divider divides down VCO frequency
- Loop filter is extracts phase error information

Poor frequency resolution
Fractional-N Frequency Synthesis



- Divide value is dithered between integer values
- Fractional divide values can be realized!

Very high frequency resolution

Σ-Δ Fractional-N Frequency Synthesis



- **Dither using a** Σ - Δ modulator
- Quantization noise is shaped to high frequencies

Other Noise Sources



- Charge pump noise
- VCO noise

M.H. Perrott

Problems with Current Simulators

Problem 1: Classical Simulators are Slow



- High output frequency is High sample rate
- Long time constants → Long time span for transients

Large number of simulation time steps required

Problem 2: Classical Simulators Are Inaccurate



- PFD output is not bandlimited
 - PFD output must be simulated in discrete-time
- Phase error is inaccurately simulated
- Non-periodic dithering of divider complicates matters

Example: Classical Constant-Time Step Method



- Directly sample the PFD output according to the simulation sample period
 - Simple, fast, readily implemented in Matlab, Verilog, C++
- Issue quantization noise is introduced
 - This noise overwhelms the PLL noise sources we are trying to simulate

Alternative: Event Driven Simulation



Set simulation time samples at PFD edges Sample rate can be lowered to edge rate!

M.H. Perrott

Issue: Simulation of Filter Blocks is Complicated



- Filtering computation must deal with non-constant time step
 - Closed-form calculation is tedious
 - Iterative computation is time-consuming
 - Complicates Verilog, Matlab, or C++ implementation

M.H. Perrott

Is there a better way?

M.H. Perrott

Proposed Approach: Use Constant Time Step



- Straightforward CT to DT transformation of filter blocks
 - Use bilinear transform or impulse invariance methods
- Overall computation framework is fast and simple
 - Simulator can be based on Verilog, Matlab, C++

M.H. Perrott

Problem: Quantization Noise at PFD Output



- Edge locations of PFD output are quantized
 - Resolution set by time step: T_s
- Reduction of T_s leads to long simulation times

Proposed Approach: View as Series of Pulses



- Area of each pulse set by edge locations
- Key observations:
 - Pulses look like impulses to loop filter
 - Impulses are parameterized by their area and time offset

M.H. Perrott

Proposed Method



- Set e[n] samples according to pulse areas
 - Leads to very accurate results
 - Mathematical analysis given in paper
 - Fast computation

M.H. Perrott



Compute transition values in VCO block



Model VCO based on its phase

M.H. Perrott

Calculation of Transition Values



Determine output transition time according to phase

Calculation of Transition Values



Use first order interpolation to determine transition value

M.H. Perrott



Compute transition values in VCO block

Pass transition information in Divider block



- Compute transition values in VCO block
- Pass transition information in Divider block
- Compute transition values for PFD output



- Compute transition values in VCO block
- Pass transition information in Divider block
- Compute transition values for PFD output
- Compute Filter output

M.H. Perrott



- Compute transition values in VCO block
- Pass transition information in Divider block
- Compute transition values for PFD output
- Compute Filter output

Computation of PFD Output



- Goal: compute transition information in terms of primitive blocks (registers, XOR gates, etc.)
 - Allows straightforward implementation in simulator
 - Accommodates a rich variety of PFD structures

Implementation of Primitives - Registers



Relevant timing information is contained in the clock signal

- Transfer transition information from the clock to the register output
- Complement output using a sign change

Implementation of Primitives – Logic Gates



- Relevant timing information contained in the input that causes the output to transition
 - Determine which input causes the transition, then pass its transition value to the output

Issue: Must Observe Protocol When Adding Noise



- Divider and PFD blocks operate on a strict protocol for their incoming signals
 - Values other than 1 or -1 are interpreted as edges
 - Example: inputting noise at divider input breaks protocol!
- Add noise only at places where signal is "analog"

PFD, charge pump, and loop filter outputs are fine M.H. Perrott

Can we speed the simulation up further?

Sample Rate Set by Highest Frequency Signal



Time step of simulation typically set by VCO output

Small time steps means long simulation runs



Divider output often 100 times lower in frequency

Can we sample according to divider output?

Divider Output Can Be Computed from VCO Phase



(Van Halen et al, Circuits and Systems '96)

Key Idea: Model VCO and Divider using Phase

M.H. Perrott

Combine VCO and Divider Blocks



Transient simulations run 2 orders of magnitude faster!

M.H. Perrott

Does it really work?

The CppSim Simulator

- Blocks are implemented with C/C++ code
 - High computation speed
 - Complex block descriptions
- Users enter designs in graphical form using Cadence schematic capture
 - System analysis and transistor level analysis in the same CAD framework
- Resulting signals are viewed in Matlab
 - Powerful post-processing and viewing capability

Simulation package available on Athena and freely downloadable at http://www-mtl.mit.edu/~perrott

Experimental Prototype to Verify Approach



Simulation Results - Dynamic Behavior



Simulation time: 260 thousand time steps in 5 seconds on a 650 MHz Pentium III Laptop (custom C++ simulator)

Noise Sources Included in Simulation



Dominant noise sources in synthesizer

- **Quantization noise of** $\Sigma \Delta$ (produced by $\Sigma \Delta$ block)
- Charge pump noise (calculated from Hspice)
- VCO noise (input-referred calculated from measurement)

Measured Synthesizer Noise Performance



M.H. Perrott
Simulated Synthesizer Noise Performance



Simulated results compare quite well to measured!

Simulation time: 5 million time steps in 80 seconds

Conclusion

- Phase locked loop circuits can be quickly and accurately simulated
 - Accuracy achieved with area conservation principle
 - Fast computation by combining VCO and Divider blocks
- A variety of simulation frameworks can be used
 - C++, Matlab, Verilog
 - Circuit primitives are supported

Noise and dynamic performance of fractional-N frequency synthesizers can be investigated at system level