6-884S05.jpg
Description:
NAND gate layout from Lecture 3: CMOS Technology and Logic Gates. (Image by Professors Arvind and Asanovic.)
file
76 kB
6-884S05.jpg
Alt text:
NAND gate diagram.
Caption:
NAND gate layout from Lecture 3: CMOS Technology and Logic Gates. (Image by Professors Arvind and Asanovic.)
Course Info
Instructors
Departments
As Taught In
Spring
2005
Level
Topics
Learning Resource Types
notes
Lecture Notes