Virtual memory

Problem 1. Consider a virtual memory system that uses a single-level page map to translate virtual addresses into physical addresses. Each of the questions below asks you to consider what happens when one of the design parameters of the original system is changed.

A. ★ If the physical memory size (in bytes) is doubled, how does the number of bits in each entry of the page table change?

B. ★ If the physical memory size (in bytes) is doubled, how does the number of entries in the page map change?

C. ★ If the virtual memory size (in bytes) is doubled, how does the number of bits in each entry of the page table change?

D. ★ If the virtual memory size (in bytes) is doubled, how does the number of entries in the page map change?

E. ★ If the page size (in bytes) is doubled, how does the number of bits in each entry of the page table change?

F. ★ If the page size (in bytes) is doubled, how does the number of entries in the page map change?

G. ★ The following table shows the first 8 entries in the page map. Recall that the valid bit is 1 if the page is resident in physical memory and 0 if the page is on disk or hasn't been allocated.

<table>
<thead>
<tr>
<th>Virtual page</th>
<th>Valid bit</th>
<th>Physical page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>9</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>5</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>5</td>
</tr>
</tbody>
</table>
Problem 2. A particular 32-bit microprocessor includes support for paged virtual memory addressing with $2^{12}$ byte pages. The mapping of virtual to physical addresses requires two translation steps:

1. The most significant 10 bits of the virtual address (the Dir field) are multiplied by 4 and appended to the 20 most significant bits of the dirbase (directory base) register to get the address in main memory of a page directory entry. Each entry in the page directory is a 32-bit record composed of a 20-bit PTBL field and various control bits (Present, Dirty, Read-only, etc.).

2. The bits of the Page field (virtual address bits 21 to 12) are multiplied by 4 and appended to the PTBL field to form the page-table address. This page table address references a 32-bit page table entry. Each page table entry is composed of a 20-bit physical page number (PPN) and a series of control bits.

All page-table entries and the page directory are stored in main memory. The results of these translations are cached in a fully-associative translation look-aside buffer (TLB) with a total of 64 entries, and a LRU replacement strategy is used on TLB misses.

A. ★ Given a computer system with $2^{27}$ bytes of physical memory that uses the virtual-to-physical
address translation scheme described, how many pages of physical memory are there?

B. ★ How many memory pages does the Page Directory occupy?

C. ★ What is the approximate maximum size for a process's working set that still achieves a 100% TLB hit rate?

D. ★ How large must the tag field of the TLB be?

E. ★ A control bit, C, in each page table entry determines if memory references to that page are cacheable. In order to support this feature, which of the following statements concerning the interaction between virtual-to-physical address translations and caching must be true?
   A. The cache tags must contain physical addresses
   B. Each memory access requires a virtual-address translation to take place in parallel with the cache access
   C. The status of the cacheable bit, C, needs only to be considered on a cache miss
   D. Page table entries with their dirty bit set should clear their cacheable bit
   E. All of the above

Problem 3. Consider two possible page-replacement strategies: LRU (the least recently used page is replaced) and FIFO (the page that has been in the memory longest is replaced). The merit of a page-replacement strategy is judged by its hit ratio.

Assume that, after space has been reserved for the page table, the interrupt service routines, and the operating-system kernel, there is only sufficient room left in the main memory for four user-program pages. Assume also that initially virtual pages 1, 2, 3, and 4 of the user program are brought into physical memory in that order.

A. ★ For each of the two strategies, what pages will be in the memory at the end of the following sequence of virtual page accesses? Read the sequence from left to right: (6, 3, 2, 8, 4).

B. ★ Which (if either) replacement strategy will work best when the machine accesses pages in the following (stack) order: (3, 4, 5, 6, 7, 6, 5, 4, 3, 4, 5, 6, 7, 6, ...)?

C. Which (if either) replacement strategy will work best when the machine accesses pages in the following (repeated sequence) order: (3, 4, 5, 6, 7, 3, 4, 5, 6, 7, ...).

D. Which (if either) replacement strategy will work best when the machine accesses pages in a
randomly selected order, such as (3, 4, 2, 8, 7, 2, 5, 6, 3, 4, 8, ...).

Problem 4. A paged memory with a one-level page table has the following parameters: The pages are $2^P$ bytes long; virtual addresses are $V$ bits long, organized as follows:

<table>
<thead>
<tr>
<th>virtual page number</th>
<th>offset in page</th>
</tr>
</thead>
</table>

The page-table starts at physical address PTBL; and each page-table entry is a 4-byte longword, so that, given a virtual address, the relevant page-table entry can be found at PTBL + (page number)*4. Answer the following in terms of the parameters $P$ and $V$:

A. How many bits long is the "offset in page" field?

B. How many bits long is the "virtual page number" field?

C. How many entries does the page table have, and what is the highest address occupied by a page-table entry?

D. How many pages long is the page table?

E. What is the smallest value of $P$ such that the page table fits into one page?

F. What relationships, if any, must hold between $P$, $V$, and the size of physical memory?

Problem 5.

A. If virtual addresses are $V$ bits long, physical addresses are $A$ bits long, the page size is $2^P$ bytes, and a one-level page table is used, give an expression for the size of the page table.

Problem 6. Adverbs Unlimited has recently added a new product, the VIRTUALLY to the product line introduced in an earlier tutorial problem. The VIRTUALLY has a fully-associative cache with 256 entries and a block size of 1, $2^{20}$ bytes of physical memory, 16-bit virtual addresses, and a $2^6$-entry page map. The VIRTUALLY will be used to support multiuser time-sharing. The page map holds the address translation for a single (current) process and must be reloaded (by the kernel) at each process switch.
The cache is located between the page map and main memory.

A. What is the page size?

B. Which virtual address lines are used to form the index to the page map?

C. Can the operation of the cache and page-map be overlapped? Explain in a single sentence.

D. Under what circumstances, if any, must the cache be invalidated (that is, its entries marked as invalid)?

Problem 7.

A. Program A consists of 1000 consecutive ADD instructions, while program B consists of a loop that executes a single ADD instruction 1000 times. You run both programs on a certain machine and find that program B consistently executes faster. Give two plausible explanations.